|
High-Performance, Power-Aware Computing - HPPAC
|
|
Workshop Introduction - HPPAC
|
A Power-Aware Prediction-Based Cache Coherence Protocol for Chip Multiprocessors Ehsan Atoofian and Amirali Baniasadi
|
Link Shutdown Opportunities During Collective Communications in 3-D Torus Nets Sarah Conner, Sayaka Akioka, Mary Jane Irwin and Padma Raghavan
|
A High Performance Cluster System Design by Adaptive Power Control Masaaki Kondo, Yoshimichi Ikeda and Hiroshi Nakamura
|
Load Miss Prediction - Exploiting Power Performance Trade-offs Konrad Malkowski, Greg Link, Padma Raghavan and Mary Jane Irwin
|
Leakage Energy Reduction in Value Predictors through Static Decay Juan Manuel Cebrián, Juan Luis Aragón and José Manuel García
|
Determining the Minimum Energy Consumption using Dynamic Voltage and Frequency Scaling Min Yeol Lim and Vincent W. Freeh
|
Scaling and Packing on a Chip Multiprocessor Vincent W. Freeh, Tyler K. Bletsch and Freeman L. Rawson
|
An Implementation of Page Allocation Shaping for Energy Efficiency Matthew E. Tolentino, Joseph Turner and Kirk W. Cameron
|
Power, Performance, and Thermal Management for High-Performance Systems Heather Hanson, Stephen W. Keckler, Karthick Rajamani, Soraya Ghiasi, Freeman Rawson and Juan Rubio
|
Green Supercomputing in a Desktop Box Wu-chun Feng, Avery Ching and Chung-hsing Hsu
|
|