|
|
20th IEEE International Parallel & Distributed
Processing Symposium
April 25-29, 2006
Rhodes Island, Greece
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Technical Committee on
Parallel Processing |
|
|
|
|
|
|
|
|
|
|
|
Session 11: Performance Evaluation and Models
|
|
|
|
Early Evaluation of the Cray XT3
Jeffrey S. Vetter, Sadaf R. Alam, Thomas H. Dunigan, Jr., Mark R. Fahey, Philip C. Roth, Patrick H. Worley
|
|
A Study of the On-Chip Interconnection Network for the IBM Cyclops64 Multi-Core Architecture
Ying Ping Zhang, Taikyeong Jeong, Fei Chen, Haiping Wu, Ronny Nitzsche, Guang R. Gao
|
|
A Performance Model for Fine-Grain Accesses in UPC
Zhang Zhang, Steven R. Seidel
|
|
Analytical Performance Modelling of Adaptive Wormhole Routing in the Star Interconnection Network
Abbas Eslami Kiasari, Hamid Sarbazi-azad, Mohamed Ould-khaoua
|
|
|
|
|
|
|
|
|
