

At a Glance

Vitesse Unveils MP Chip Set for P54C	1
Attempting to set a new multiprocessing standard, Vitesse has a two-chip set that connects a fast Pentium processor to the 533-Mbyte/s V-Bus, which Vitesse has released as an open standard.	
Editorial: Sun Seeks Formula to Increase SPARC Sales	3
Sun's traditional strategy—selling workstations for less—has led to a collision with the PC world, forcing Sun to rethink its approach.	
Most Significant Bits	4
HP pushes PA-7100LC to 100 MHz; PowerPC 603 aggressively priced; IBM phasing out POWER architecture; Digital recompiles into performance lead; Hitachi licenses PowerPC from IBM; VLSI ARMed for smart peripherals; Motorola launches FlexCore program; SPARC becomes IEEE standard.	
UMC Announces Enhanced 486SX-Compatible	9
Taiwanese chip vendor United Microelectronics will market a 486 chip that offers 30% better performance than Intel's low-cost 486s.	
Competitors Seek to Counter Pentium Push	10
Both AMD and Cyrix plan to enhance their 486 chips soon while preparing Pentium competitors K5 and M1.	
RISC Processors Can Emulate x86 Quickly	12
Instead of porting applications one by one, RISC vendors are using emulation to run x86 programs. Current software-only techniques are too slow for many applications, but some next-generation RISC processors will include hardware features to accelerate x86 emulation, greatly improving performance.	
Flash Memory Heads Toward Mainstream	19
In the past year, the flash-memory market has exploded in volume, with several vendors entering or planning to enter the market. Although all use the same basic flash cell, different architectures (NOR, NAND, and AND) and different voltage requirements make it complicated to select the best device for a particular application.	
Literature Watch	26
Recent IC Announcements	27
Resources	28

MICROPROCESSOR REPORT

THE INSIDERS' GUIDE TO MICROPROCESSOR HARDWARE

Publisher and Editorial Director

Michael Slater
E-mail: mslater@mdr.ziff.com

Editor in Chief

Linley Gwennap
E-mail: linley@mdr.ziff.com

Senior Editor

Curtis P. Feigel
E-mail: cfeigel@mdr.ziff.com

Editorial Assistant: Suzanne Gifford

Editorial Board

Dennis Allison	Rich Belgard
Brian Case	Jeff Deutsch
Mike Feibus	Bruce Koball
Dean McCarron	Bernard L. Peuto
Martin Reynolds	John Snell
Nick Tredennick	John F. Wakerly
John H. Wharton	

Editorial Office

2880 Lakeside Dr., Suite 300
Santa Clara, CA 95054

Phone: 408.980.4309 **Fax:** 408.980.4354

Microprocessor Report is published every three weeks, 17 issues per year. Rates are: *N. America:* \$495 per year, \$895 for two years. *Europe:* £375 per year, £645 for two years. *Elsewhere:* \$595 per year, \$1095 for two years. Additional copies in the same envelope: \$175 per year in North America, \$225 elsewhere. Back issues are available.

Microprocessor Report reviews and analyzes industry news based on information obtained from sources generally available to the public and from industry contacts. While we consider these sources to be reliable, we cannot guarantee their accuracy. Readers assume full responsibility for any use made of the information contained herein.

Throughout this newsletter, trademark names are used. Rather than place a trademark symbol at every occurrence, we hereby state that we are using the names only in an editorial fashion with no intention of infringement of the trademark.

Published by

MICRODESIGN

President: Michael Slater

Subscriptions, customer service, and
Microprocessor Forum information:

Business Office

874 Gravenstein Hwy. So., Suite 14
Sebastopol, CA 95472

Phone: 707.824.4004 **Fax:** 707.823.0504

E-mail: cs@mdr.ziff.com

Copyright ©1994, MicroDesign Resources. All rights reserved. No part of this newsletter may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without prior written permission.

Winner of the 1993 Computer Press Awards



Printed on recycled paper with soy ink.