

Relationships between communication models in networks using atomic registers

Lisa Higham¹ and Colette Johnen²

¹University of Calgary
Computer Science Department
Calgary, Alberta, Canada
higham@cpsc.ualgary.ca

²Université de Paris-Sud
LRI - CNRS
Orsay, France
colette@lri.fr

Abstract

A distributed system is commonly modelled by a graph where nodes represent processors and there is an edge between two processors if and only if they can communicate directly. In shared-registers versions of this general description, neighbouring processors communicate by reading or writing shared registers, where each read or write is one atomic step. Variants of shared register models occur in the literature. This paper defined two models of shared registers determined by selecting the register locations. In the atomic-state model each processor has a register; in the atomic-link model, each communication link has a register.

We determine under what conditions and with what robustness and/or failure-tolerance guarantees it is possible to transform a solution under the atomic-state model into a solution under the atomic-link model. The fault-tolerant models considered in this paper are wait-freedom and self-stabilization.

These questions are addressed by first establishing a framework for defining correct transformations, which may be useful for similar studies of the relationship between various models of distributed computation.

Keywords: *distributed algorithms, communication models, shared atomic registers, single-readers, multi-readers, wait-freedom, self-stabilization.*

1. Introduction

Network communication models There is a proliferation of network communication models for distributed computing consisting of both shared memory and message passing paradigms. Different communities adopt different variants as the “standard” model

for their research setting. Some are less realistic but support easier reasoning; others more closely capture reality but are harder to work with. In the first paper on self-stabilizing distributed algorithms [5], Dijkstra assumed that in a network, each processor could read the state of each of its neighbours and update its own state in one atomic step. Let us call the model used by Dijkstra the *composite state* model. Dolev, Israeli and Moran [7] introduced a read/write atomicity model for self-stabilizing algorithms to better capture the actual possible communication between processors. In their model, for each link between two processors, there are two single-writer/single-reader atomic registers, each one writable by one processor and readable by the other [7, 6]. This model can be used to simulate a message passing setting. Let us call this model the *atomic-link* model.

Many subsequent papers have used similar atomic register models. Furthermore, much research has been dedicated to constructing compilers that translate programs designed for the composite state model to programs that are correct and efficient assuming only read/write atomicity. There is, however, an important distinction between the two variants of read/write atomicity assumed in the self-stabilization literature. In several papers, the read/write atomicity model assumes that a single-writer/multi-reader atomic register resides at each processor and each processor owns the registers that it holds [17]. Each such register is writable by the owner and readable by each neighbour of the owner. Let us call this model the *atomic-state* model. In both the atomic-state and atomic-link models, an atomic step by a processor consists of either reading or writing one of the available registers. We are interested in the differences between the atomic-state and atomic-link models, and in determining the

existence of compilers between these two models.

As the size and complexity of networks increases, the likelihood of failure of a component somewhere in the system increases. This motivates us to design algorithms (and compilers) that have built-in fault-tolerance. The fault-tolerant models considered in this paper are wait-freedom and self-stabilization.

Informally, an operation is wait-free if no processor invoking the operation can be forced to wait indefinitely for another processor [9]. Such robustness implies that stopping failures (or very slow execution) of any subset of processors cannot prevent another processor from correctly completing its operation. Since unbounded waiting is prohibited, wait-free algorithms are necessarily lock-free. Wait-free implementations avoid well-known problems such as deadlock and livelock. Most of the research on wait-free implementations, however, assumes a globally shared memory model, where each processor can read and write *any* register, which is substantially stronger than either the atomic-state or atomic-link network models.

Informally, a self-stabilizing system is guaranteed to converge to the intended behavior in finite time, regardless of the initial states of either the processors or the communication registers. An algorithm is self-stabilizing if, after a burst of transient errors of some components of a distributed system (which leaves the system in an arbitrary configuration), the system recovers and returns to the specified configurations. If a self-stabilizing algorithm is general enough, it can also deal with topology change, so that the system will still automatically converge to eventually have a correct behavior as the network topology changes over time.

Related research There are several papers [2, 17] that provide self-stabilizing compilers from the composite state model to atomic-state model for various sets of network topologies. Antonoiu and Srimani’s compiler [2] applies to general topologies where processors have distinct identifiers. It depends on unbounded timestamps. The same paper also presents a self-stabilizing compiler for any spanning tree network that uses bounded timestamps. To ensure safety, Antonoiu and Srimani’s compilers require that no processor enters the critical section while the timestamps are “wrapping around”. Nesterenko and Arora’s compiler [17] is based on a bounded space self-stabilizing dining philosophers protocol for systems with atomic-state registers. The processors require distinct identifiers and every processor has to participate even if it does not want to perform an operation.

Dolev [6] presents several techniques for converting a self-stabilizing protocol from one system to another

one. For instance, in networks with distinct identifiers, to get a self-stabilizing compiler from composite state systems to atomic-link systems, one can fairly compose Dolev’s [6] self-stabilizing Leader Election in atomic-link systems with Dolev *et.al.* [7] self-stabilizing Mutual Exclusion.

Wait free (but not self-stabilizing) transformation from one register model to another one have been extensively studied [1, 8, 16, 3]. Hoepman, Papatrianfaiou and Tsigas [12] presented self-stabilizing versions of well-known implementations of shared register. For instance, they present a wait-free self-stabilizing implementation of a multi-writer/multi-reader atomic register using single-writer/dual-reader regular registers of unbounded size. These implementations require globally shared memory.

In the full version of this paper [11], we study the relationships between four different models: the atomic-state, and the atomic-link models and the two corresponding models where the registers are only regular rather than atomic. We determine the existence or not of wait-free compilers between these models. We present a self-stabilizing compiler from any of these four models to any other one.

Paper organization Section 2 defines the communication models atomic-state and atomic-link, and the fault-tolerance requirements wait-freedom and self-stabilization. We formalize the notion of a compiler from a network using one communication model to the same network topology where communication assumes a different model. The brief Section 2.2 lists some relationships between wait-freedom and self-stabilization that are exposed by their formal definitions.

Sections 3 and 4 present our main impossibility and possibility results respectively. Section 3 establishes that there is no general wait-free compiler from atomic-state networks to atomic-link networks. The proof proceeds by showing that any such compiler would require shared registers between any two processors, which is not the case in general networks. The proof relies heavily on the proof ([3], page 222) that in any wait-free construction of a single-writer/multi-reader atomic register from single-writer/single-reader atomic registers, some reader must write. In section 4, we present a self-stabilizing compiler from networks where neighbours communicate via atomic-state registers to systems where neighbours communicate via atomic-link registers.

2. Definitions

2.1. Distributed systems

Shared registers Let \mathcal{R} be a single-writer/multi-reader register that can contain any value in domain T . \mathcal{R} supports only the operations READ and WRITE, each of which has a time interval corresponding to the time between the operation invocation and its response. Because there is only one writer, WRITE operations to \mathcal{R} happen sequentially, so they cannot overlap. READ operations, however, may overlap each other and may overlap a WRITE. Lamport [15] defined three types of such registers depending of the semantics when READ and WRITE operations overlap. Let I be a set of READ and WRITE operations labelled with their time intervals. Register \mathcal{R} is *atomic* if (i) each READ that does not overlap any WRITE returns the value of the most recent preceding WRITE, and, (ii) if a READ overlaps a WRITE and returns the value being written, then any subsequent READ that overlaps the same WRITE must not return the value of a preceding WRITE. A sequence of READ and WRITE operation intervals on an atomic register is *valid for atomic registers* (or just *valid*) if each READ interval in the sequence satisfies this condition. This definition of validity is equivalent to the definition of Linearizability [10] of read and write operations on registers.

Network models A distributed network can be modelled by a graph $G = (V, E)$ where V is a set of processors and an edge $\langle pq \rangle \in E$ if and only if processors p and q can communicate directly. Several variants have been defined depending on the precise meaning of “communicate directly”. In this paper we consider two variants where each processor uses a collection of local registers accessible only to itself and communicates with its neighbours via shared registers. The way these registers are shared distinguishes the models.

In the *atomic-state* network model, each processor p owns a single-writer multi-reader shared atomic register \mathcal{R}_p , which is writable by p and readable by each of the p 's neighbours. In one step a processor can either read an atomic register of one of its neighbours (storing its value into its own local variables) or write its own shared atomic register. In an atomic-state network model, the WRITE and READ operations are denoted:

- $\text{ATOMIC-STATE-WRITE}(\mathcal{R}, \nu)$ to denote the write of value ν to the shared register \mathcal{R} .
- $\nu \leftarrow \text{ATOMIC-STATE-READ}(\mathcal{R})$ to denote the read of the shared register \mathcal{R} that returns the value ν .

In the *atomic-link* network model, for each edge $\langle pq \rangle \in E$, there are two single-writer, single-reader atomic registers. Register \mathcal{R}_{pq} is writable by p and readable by q ; register \mathcal{R}_{qp} is writable by q and readable by p . In one atomic step a processor can either read one of the shared registers to which it has read access, or write a shared register to which it has write access. The atomic-link model is identical to a model used by Dolev, Israeli and Moran [7]. In an atomic-link network model, the WRITE and READ operations are denoted $\text{ATOMIC-LINK-WRITE}(\mathcal{R}, \nu)$ and $\nu \leftarrow \text{ATOMIC-LINK-READ}(\mathcal{R})$ respectively.

Distributed algorithms, distributed systems A *distributed algorithm* is an assignment of a program to each processor in the network; this assignment gives rise to a *distributed system*. The assigned program must use only the register types and operations available in the network model.

Configurations and computations A *configuration* of a distributed system is a collection of values assigned to all the registers of the system. Given some non-empty subset of processors, S , and a configuration C , the configuration $S(C)$ arises when, starting in C , all processors in S simultaneously execute the next step of their programs. A *schedule* is a sequence of non-empty subsets of processors. The *computation* that arises from a schedule $S = S_1, S_2, \dots$ and a starting configuration C_0 is the sequence of configurations $C = C_0, C_1, \dots$ where $C_i = S_i(C_{i-1})$ for $i \geq 1$. A *Scheduler* is any collection of schedules.

Some Schedulers are of particular interest. The *Unfair Scheduler* has no requirement to eventually select each processor. A Scheduler is *fair* if, in every infinite computation, every processor executes an infinite number of steps.

Distributed problems and solutions Without loss of generality we assume that a distributed computation problem is specified as a predicate over computations. A (deterministic) distributed algorithm A *solves problem P for network class \mathcal{N}* if for any network $N \in \mathcal{N}$ all computations of algorithm A on N satisfies predicate P .

2.2. Fault-tolerance

A operation on a shared object is *wait-free* if every invocation of the operation completes in a finite number of steps of the invoking processor regardless of the number of steps taken by any other processor.

Let \mathcal{L} be a predicate defined on configurations. A distributed system is *self-stabilizing to \mathcal{L}* if and only if

convergence: starting from any configuration, any computation reaches a configuration satisfying \mathcal{L} .

closure: from any configuration C satisfying \mathcal{L} the next step under any computation satisfies \mathcal{L} .

The predicate \mathcal{L} is called a *legitimacy predicate* and when the system has converged to a configuration satisfying \mathcal{L} we say it has *stabilized*.

A self-stabilizing system cannot terminate, because otherwise it is possible that at termination a fault occurs, which would never be detected and thus not corrected.

Some Relationships Between wait-freedom, and self-stabilization Some relationships are exposed by examining the safety and liveness requirements of the fault-tolerance models considered here (wait-freedom and self-stabilization).

A *self-stabilizing system* requires:

safety: Safety (closure to configurations satisfying the legitimacy predicate) is required eventually regardless of the configuration in which the algorithm begins.

liveness: System liveness (convergence to the legitimacy predicate) is required under a set of schedules.

A *wait-free implementation* of an object requires:

safety: Safety is required always provided the algorithm begins in one of the specified initial configurations.

liveness: Unconditional liveness is required always. Individual progress is required regardless of the participation of other processors.

A *wait-free self-stabilizing system* requires:

safety: Safety (closure to configurations satisfying the legitimacy predicate) is required eventually regardless of the configuration in which the algorithm begins.

liveness: Unconditional liveness is required always. Individual progress is required regardless of the participation of other processors.

Observe that a wait-free self-stabilizing system requires the safety of self-stabilization and the liveness of wait-freedom.

Schedulers, wait-freedom, and self-stabilization Schedulers can be used to describe wait-freedom. The

unfair scheduler is unrestricted as to what set of processors it chooses at each step. Thus, in these models, any algorithm that is self-stabilizing under the unfair scheduler, is also wait-free.

Observation 2.1 *For any atomic-state or atomic-link system, self-stabilization under the unfair Scheduler implies wait-free self-stabilization under the unfair Scheduler.*

2.3. System transformations and compilers

A transformation of a system on a *specified* network model to a system on another network model (called the *target* model) is achieved by transforming each operation available at the specification level to a program of operations available in the target model. This paper is concerned with program transformations from atomic-state networks to atomic-link networks. Let G be a graph; denote by $AS(G)$ the atomic-state network with topology G , and denote by $AL(G)$ the atomic-link network with topology G . To transform an algorithm for $AS(G)$ to an algorithm for $AL(G)$ we replace each ATOMIC-STATE-WRITE and ATOMIC-STATE-READ by every processor p in $AS(G)$ with a program for p in $AL(G)$ that uses only local operations and the operations ATOMIC-LINK-WRITE and ATOMIC-LINK-READ. Thus a *program transformation* from $AS(G)$ to $AL(G)$ is just a mapping, τ , where $\tau(\text{ATOMIC-STATE-WRITE}(\mathcal{R}, \nu))$, and $\tau(\text{ATOMIC-STATE-READ}(\mathcal{R}))$ are programs whose operations are on registers in $AL(G)$ and such that $\tau(\text{ATOMIC-STATE-READ}(\mathcal{R}))$ returns a value. We desire these program transformations to preserve correctness. Since correctness is defined by a predicate on computations or/and on configurations, and the computations and configurations differ in each network model, we need to make precise what is meant for τ to "preserves correctness".

Let \mathcal{A} be an program for $AS(G)$. A computation C of $\tau(\mathcal{A})$ on $AL(G)$ is *Linearizable* if the collection of operation in C are valid for atomic registers. It is straightforward to check that this correctness condition agrees with *Linearizability* as used by Lamport [15] and named and used by Herlihy and Wing [10]. That is, for a Linearizable computation, there is a *linearization point* for each WRITE and READ operation o by \mathcal{A} between the invocation and response of $\tau(o)$ such that, with operations ordered according to their linearization point, each READ returns the value of the most recent preceding WRITE to the same register. The algorithm $\tau(\mathcal{A})$ *implements \mathcal{A} on $AL(G)$* if every computation of $\tau(\mathcal{A})$ is Linearizable; in this case $\tau(\mathcal{A})$ is an *implementation of \mathcal{A} on $AL(G)$* .

A compiler from $AS(G)$ to $AL(G)$ is a transformation that implements every algorithm for $AS(G)$ on $AL(G)$. A transformation is a *self-stabilizing compiler* if it is a compiler and it maps self-stabilizing systems to self-stabilizing systems. A compiler is *wait-free* if it maps wait-free algorithms to wait-free algorithms.

3. Impossibility of a Wait-free Compiler from Atomic State Systems to Atomic Link Systems

Let G be any connected graph. Given an algorithm Alg for an atomic-state network $AS(G)$, we would like to implement it on the atomic-link network $AL(G)$. Attiya and Welch ([3] page 366) provide a wait-free compiler for this task provided the network G is a complete graph. Also there are existing implementations of a multi-reader register by single-reader registers [4, 13, 18, 19] and it is straightforward to convert these to a compiler from atomic-state to atomic-link provided the network is complete. Furthermore, the most sophisticated of these implementations [3] use bounded time-stamps to ensure that these implementations use only bounded size single-reader registers provided the original multi-reader registers have bounded size. In this section, we show that if G is not a complete graph, then there is no compiler that can do this conversion in a wait-free manner.

The relationship between the atomic-state and atomic-link models is similar to the relationship between single-writer/multi-reader registers and single-writer/single-reader registers. We first show any shared memory wait-free implementation of a single-writer/multi-reader register from a collection of single-writer/single-reader registers must have a register shared between each pair of readers.

Attiya and Welch ([3] page 222) show that in any wait-free construction of a single-writer/multi-reader atomic register from single-writer/single-reader atomic registers, some reader must write. In fact, all constructions in the literature employ a shared register between *each* pair of readers. The next claim shows that, as conjectured by Lamport [15], communication between *each* pair of readers is necessary. The proof is by contradiction; it constructs a computation that cannot be linearized. The technique is inspired by that of Attiya and Welch. There are now writes occurring by the readers as well as the writers, however, which can influence the writer's behavior. Thus one cannot fix in advance the sequence of writes by the writer. Instead we construct the required computation as the execution proceeds.

Lemma 3.1 *Any wait-free implementation of a single-writer/multi-reader atomic register from single-writer/single-reader atomic registers must have a single-writer/single-reader register shared between each pair of readers.*

Proof: Let \mathcal{R} be the single-writer/multi-reader atomic register to be implemented, and let w denote the writer. Denote the write and read operations to \mathcal{R} by WRITE and READ respectively. Denote by `write` and `read`, the operations on the single-writer/single-reader registers of the implementations. By way of contradiction, suppose p and q are any two readers that do not share any register. Suppose the initial value of \mathcal{R} is 0. We construct a computation that has p and q repeatedly executing READ of \mathcal{R} while w executes a single WRITE of value 1 to \mathcal{R} . No processes other than w , p and q access \mathcal{R} during this interval. The computation will have some READ return the old value 0, after an earlier READ returns the new value 1, providing the required contradiction.

First form a partial execution, E , inductively as follows. Initially E is empty and has 0 *segments*. Extend E a segment at a time, by, at each step, letting w run alone until it has executed exactly one (more) `write` in its program for WRITE. Then pause w and sequentially execute a complete READ of \mathcal{R} by p , followed by a non-overlapping and complete READ of \mathcal{R} by q . Because READ of \mathcal{R} is a wait-free operation, it can be performed in between two `write` operations. The partial execution E consists of all segments up to but not including the first segment where either p or q returns the new value, 1. Since the WRITE by w is wait-free, it will eventually complete. After that, all subsequent READ operations must return 1 to be correct. So eventually p or q must return 1. Thus E has a finite number of segments, and in every segment of E both p and q return 0 for their READ operations.

Now construct two alternative extensions of E by one more segment. In the first, E is extended to $E1$ by letting w run alone until it has executed exactly one (more) `write`. Then pause w and sequentially execute a complete READ of \mathcal{R} by p , followed by a non-overlapping and complete READ of \mathcal{R} by q , followed by letting w finish its WRITE to completion while executing alone. From the construction of E , in computation $E1$ either p or q returns 1 for its READ in this last segment.

In the second, E is extended to $E2$ in nearly the same way except that the ordering of p and q reversed. That is, add one more segment by letting w run alone until it has executed exactly one more `write` in its program for WRITE, followed by a READ of \mathcal{R} by q , and

then a non-overlapping READ of \mathcal{R} by p , followed by letting w finish its WRITE to completion while executing alone.

Since the `write` by w at the beginning of the last segment is to a single-writer/single-reader register, it can be read by at most one of p and q , and cannot be overwritten by either. Since p and q do not share any registers, and no other processors are participating, p and q have no information other than this one `write` by w that is different in the last segment from the preceding segment. So for at least one of p and q , there is no `write` that has occurred since it executed its READ in the second last segment that is visible to it. For this processor, the last two segments are indistinguishable. Hence, this process will again return 0 for its READ.

For each processor p and q , and for any segment i , its state and the values of all its shared variables at the beginning of its computation in segment i are identical in both $E1$ and $E2$, so, $E1$ and $E2$ are indistinguishable to either of p or q . Thus, in every segment of $E2$, each processor will return the same value as it did in the corresponding segment of $E1$. Hence, one returns 1 and the other returns 0 in the last segment. If p returns 1 and q returns 0, then computation $E1$ fails to implement the atomic register \mathcal{R} because it contains two non-overlapping reads where an old value of the register is returned after a new value. If q returns 1 and p returns 0, then computation $E2$ fails for the same reason. \square

Theorem 3.2 *If G is any network topology that is not complete, then there is no wait-free compiler from $AS(G)$ to $AL(G)$.*

Proof: Let p and q be two processors that are separated by distance 2 in G and let w be a neighbour of both p and q .

Consider the operations `ATOMIC-STATE-WRITE`(\mathcal{R}_w, v) and `ATOMIC-STATE-READ`(\mathcal{R}_w) of a single-writer/multi-reader register \mathcal{R}_w owned by w and shared with its neighbours in $AS(G)$. If there is a wait-free compiler that transforms an algorithm on $AS(G)$ to an algorithm $AL(G)$, then it must compile these `ATOMIC-STATE-WRITE` and `ATOMIC-STATE-READ` operations into programs that use the `ATOMIC-LINK-READ` and `ATOMIC-LINK-WRITE` operations available to w , p and q in $AL(G)$. Since each of these link-registers is a single-writer/single-reader register, this compiler implements the multi-reader register \mathcal{R}_w using single-reader registers. By Lemma 3.1, any such implementation requires a shared register between p and q , which does not exist in $AL(G)$. Thus there is no wait-free compiler from the from $AS(G)$ to $AL(G)$. \square

4. A Self-stabilizing Compiler from Atomic State Systems to Atomic Link Systems

Let \mathcal{A} be the set of algorithms for the atomic-state model that satisfy:

- (i) every processor reads each of its in-registers infinitely often, and
- (ii) every processor writes its out-registers at least two times during the stabilization time.

We show that Algorithm 1 is a self-stabilizing compiler from atomic-state networks to atomic-link networks for all algorithms in \mathcal{A} .

The self-stabilizing communication primitives *acknowledged_writing* and *acknowledged_reading* for the atomic-link model appeared earlier [14]. These primitives ensure that a processor writes a new value in its registers only after that all its neighbours have read the previously written values. This reliable transfer of communication variables from neighbouring processors p to q is achieved as follows. The register \mathcal{R}_{qp} has $2 \cdot k$ fields where k is the number of communication variables. Two fields called *local_x* and *copy_x* are associated with each communication variable, x . The *local_x* field contains the value of variable x that q wants to communicate to p . The *copy_x* field contains the last read value of p 's variable x by q . During a reading operation by p of register \mathcal{R}_{qp} , p copies the values of all *local_* fields of \mathcal{R}_{qp} into the *copy_* fields of the register \mathcal{R}_{pq} . After a writing operation, p checks to determine if the value of each *copy_* field of register \mathcal{R}_{qp} is equal to the local value of the associated communication variable. If this checking succeeds, q has the latest values from p of all the communication variables, so the local variable *ok.q* is set to 1. Once all p 's neighbours have read the new values of communication variables the *acknowledged_writing* by p is over. Observe that *acknowledged_reading* is not blocking. The following Claim is proved in earlier work [14].

Claim 4.1 ([14]) *Assuming that each processor performs *acknowledged_reading* infinitely often, any execution of *acknowledged_writing* eventually completes.*

The communication variables for Algorithm 1 are, for each processor, the state variables (called *state*) used in the algorithm A , plus a flag value (called *flag*).

During the second complete execution of the *acknowledged_writing* by p with distinct flags, all its neighbours perform an `ATOMIC-LINK-WRITE` operation.

Algorithm 1 Self-stabilizing compiler from atomic-state systems to atomic-link systems

structure of a register :

$\mathcal{R} = (\text{local_state}, \text{local_flag}, \text{copy_state}, \text{copy_flag})$
 where local_flag and copy_flag fields have boolean values; local_state and copy_state fields have state values of the specified algorithm.

local Variables on p :

flag - boolean variable
 state - state variable of the specified algorithm
 $\forall r \in \mathcal{N}.p$, ($\mathcal{N}.p$ is the neighbours set of p),
 ok_r - boolean variable
 L_Reg_{pr} and L_Reg_{pr} - same structure as \mathcal{R}

code on the processor p :

$\tau(\text{ATOMIC-STATE-WRITE})(\mathcal{R}_p, \text{new_state})$
 $\text{state} := \text{new_state};$
 $\text{flag} := 0; \text{acknowledged_writing}(\text{state})$ [11]
 $\text{flag} := 1; \text{acknowledged_writing}(\text{state})$ [12]

$\tau(\text{ATOMIC-STATE-READ})(\mathcal{R}_q)$

repeat
for $r \in \mathcal{N}.p$ **do**
 $\text{acknowledged_reading}(\mathcal{R}_{rp});$
done
until $L_Reg_{qp}.\text{local_flag} = 1$
return $L_Reg_{qp}.\text{local_state}$ T

$\text{acknowledged_writing}(\text{state}):$

for $r \in \mathcal{N}.p$ **do**
 $\text{acknowledged_reading}(\mathcal{R}_{rp}); \text{ok}.r := 0;$
done
repeat
for $r \in \mathcal{N}.p$ **do**
 $\text{acknowledged_reading}(\mathcal{R}_{rp});$
if $(L_Reg_{rp}.\text{copy_state} = \text{state})$
 $\wedge (L_Reg_{rp}.\text{copy_flag} = \text{flag})$ **then**
 $\text{ok}.r := 1;$
done
until $(\forall r \in \mathcal{N}.p, \text{ok}.r = 1)$

$\text{acknowledged_reading}(\mathcal{R}_{rp}):$

$L_Reg_{rp} \leftarrow \text{ATOMIC-LINK-READ}(\mathcal{R}_{rp})$
 $L_Reg_{pr}.\text{local_state} = \text{state};$
 $L_Reg_{pr}.\text{local_flag} := \text{flag};$
 $L_Reg_{pr}.\text{copy_state} := L_Reg_{rp}.\text{local_state};$
 $L_Reg_{pr}.\text{copy_flag} := L_Reg_{rp}.\text{local_flag};$
 $\text{ATOMIC-LINK-WRITE}(\mathcal{R}_{pr}, L_Reg_{pr});$

This operation may not be inside a complete execution of the *acknowledged_reading* primitive. During the third complete execution of the *acknowledged_writing* by p with distinct flags, all p 's neighbours perform a ATOMIC-LINK-WRITE operation inside a complete execution of the *acknowledged_reading* primitive. Thus, at the end of three complete executions of the *acknowledged_writing* primitive by p with distinct flags, for any neighbour q of p , $L_Reg_{qp}.\text{copy_state}(q) = L_Reg_{pq}.\text{local_state}(q) = \text{state}(p)$ and $L_Reg_{qp}.\text{copy_flag}(q) = L_Reg_{pq}.\text{local_flag}(q) = \text{flag}(p)$ (see [14] for a formal proof).

Lemma 4.2 For any algorithm Alg in \mathcal{A} , any execution of $\tau(\text{ATOMIC-STATE-WRITE})$ by any processor p eventually terminates.

Proof: The lemma follows immediately from the code for $\tau(\text{ATOMIC-STATE-WRITE})$ and Claim 4.1 and the properties of \mathcal{A} . \square

Definition 1 Consider the i th execution of $\tau(\text{ATOMIC-STATE-WRITE})$ by processor p .

Let $st(i, p)$ denote the start time.

Let $et(i, p)$ denote the end time.

Let $mt(i, p)$ denote the time that line [l1] has completed and line [l2] has not begun

The value of $\text{state}(p)$ during the i th execution of $\tau(\text{ATOMIC-STATE-WRITE})$ by p is denoted $st.i.p$.

Observation 4.3 At time $mt(1, p)$, for any neighbour q of p , we have : $\mathcal{R}_{pq}.\text{local_state} = \text{state}(p) = st.1.p$ and $\mathcal{R}_{pq}.\text{local_flag} = \text{flag}(p) = 0$.

At time $et(1, p)$ for any neighbour q of p , we have : $L_Reg_{qp}.\text{copy_state}(q) = \text{state}(p) = st.1.p$ and $L_Reg_{qp}.\text{copy_flag}(q) = \text{flag}(p) = 1$.

At time $mt(i, p)$, and $et(i, p)$, for $i \geq 2$, for any neighbour q of p , we have : $L_Reg_{qp}.\text{copy_state}(q) = L_Reg_{pq}.\text{local_state}(q) = \text{state}(p) = st.i.p$ and $L_Reg_{qp}.\text{copy_flag}(q) = L_Reg_{pq}.\text{local_flag}(q) = \text{flag}(p)$.

Lemma 4.4 Any execution of $\tau(\text{ATOMIC-STATE-READ})$ eventually terminates.

Proof: Let p and q be two neighbouring processors. If q executes $\tau(\text{ATOMIC-STATE-WRITE})$ a finite number of times, then $L_Reg_{pq}.\text{copy_flag}(p)$, $L_Reg_{qp}.\text{local_flag}(p)$, and $\text{flag}(q)$ will eventually keep the value 1 forever. After that time, the execution of $\tau(\text{ATOMIC-STATE-READ})$ by p consists only of $|\mathcal{N}.p|$ atomic read operations. Therefore, any execution of $\tau(\text{ATOMIC-STATE-READ})$ eventually terminates.

Assume that q executes $\tau(\text{ATOMIC-STATE-WRITE})$ infinitely often. Let t' be the starting time of an

execution of $\tau(\text{ATOMIC-STATE-READ})$ by p . Let us call t the next starting time of the execution by q of $\tau(\text{ATOMIC-STATE-WRITE})$ after t' . Without loss of generality, we can assume that was the i th call of $\tau(\text{ATOMIC-STATE-WRITE})$ by q .

Assume that $i > 1$. Processor p executes $\text{acknowledged_reading}(\text{Reg}_{qp})$ at least once during the time interval $[mt(i, q), et(i, q)]$. At the end of this execution $L_Reg_{pq}.\text{copy_flag}(q) = 1$. p executes the primitive $\text{acknowledged_reading}(\text{Reg}_{qp})$ at least once during the time interval $[et(i, q), mt(i + 1, q)]$. At the end of this execution $L_Reg_{pq}.\text{copy_flag}(q) = 0$. Within the time interval $[mt(i, p), mt(i + 1, q)]$, p performed the test T at least once at the time when $L_Reg_{qp}.\text{local_flag}(p) = 1$. - between the two executions of the primitive $\text{acknowledged_reading}(\text{Reg}_{qp})$ -. Thus, the execution of $\tau(\text{ATOMIC-STATE-READ})$ of p terminates before the time $mt(i + 1, q)$ or before the time $mt(3, q)$ (if $i = 1$). \square

Linearization points: The linearization point of the i th call of $\tau(\text{ATOMIC-STATE-WRITE})$ by p is the time $mt(i, p)$ (where $i > 1$). The linearization point of a $\tau(\text{ATOMIC-STATE-READ})$ is its ending time. According to Theorem 4.7, each $\tau(\text{ATOMIC-STATE-READ})$ of the p 's state that terminates after the time $et(1, p)$, returns the written state of the preceding call of $\tau(\text{ATOMIC-STATE-WRITE})$ by p .

Lemma 4.5 *Let q and p be two neighbouring processors. Let $i > 1$. Let t be a time where a call of $\tau(\text{ATOMIC-STATE-READ})$ of p 's state by q terminates. If $mt(i, p) < t < mt(i + 1, p)$ then $\tau(\text{ATOMIC-STATE-READ})$ returns the value $st.i.p$.*

Proof: For $i > 1$, during the time interval $[mt(i, p), mt(i + 1, p)]$, any neighbour q , of p verifies the following predicate : $(L_Reg_{pq}.\text{local_state}(q) = st.i.p \vee L_Reg_{pq}.\text{local_flag}(q) = 0)$. Thus q can only get the value $st.i.p$ during time interval $[mt(i, p), mt(i + 1, p)]$. \square

Definition 2 *Let p and q two neighbouring processors. We denote by WRONG-READ a call of $\tau(\text{ATOMIC-STATE-READ})$ to get p 's state that (i) does not return $st.1.p$ and (ii) that terminates during the time interval $[mt(1, p), mt(2, p)]$.*

Lemma 4.6 *A WRONG-READ of p 's state terminates before time $et(1, p)$.*

Proof: At the end of the execution of the primitive $\text{acknowledged_reading}$ to read \mathcal{R}_{pq} which terminates after the time $et(1, p)$, we have

$L_Reg_{qp}.\text{copy_state}(q) = st.i.p$. where $i \geq 1$ - see Observation 4.3.

Let r be a WRONG-READ of p 's state by q . Let t_r be the ending time of the last call to $\text{acknowledged_reading}$ during this read operation, r , of \mathcal{R}_{pq} . At time t_r , we have $L_Reg_{qp}.\text{copy_state}(q) \neq st.1.p$; thus $t_r < et(1, p)$. Between t_r and $et(1, p)$, a complete execution of the $\text{acknowledged_reading}$ primitive to read \mathcal{R}_{pq} has been done in order to obtain $L_Reg_{qp}.\text{copy_state}(q) = st.1.p$ at time $et(1, p)$. Therefore, r finishes before time $et(1, p)$. \square

Theorem 4.7 *Let q and r be two neighbours of processor p . Let t_q (resp. t_r) be a time where a call of $\tau(\text{ATOMIC-STATE-READ})$ by q (resp. r) to get p 's state terminates. If $t_r > t_q \geq et(1, p)$ then (i) at time t_q , q gets the value $st.i_q.p$ where $i_q \geq 1$, (ii) at time t_r , r gets the value $st.i_r.p$ where $i_r \geq 1$, and (iii) $i_r \geq i_q$.*

Proof: If we have $t_r > mt(i_q + 1, p)$ then $i_r > i_q \geq 1$ otherwise $i_r = i_q \geq 1$ (see Lemma 4.5 and Lemma 4.6). \square

Lemma 4.8 *Only the first $\tau(\text{ATOMIC-STATE-READ})$ of p 's state by q can be a WRONG-READ.*

Proof: A $\tau(\text{ATOMIC-STATE-READ})$ contains a last execution of $\text{acknowledged_reading}$ to read \mathcal{R}_{pq} . Let t be the end time of this execution. We have $mt(1, p) \leq t \leq et(1, p)$ (see lemma 4.6). Between time t and $et(1, p)$, we have $\mathcal{R}_{pq}.\text{local_state} = st.1.p$.

The next WRONG-READ call should end before $et(1, p)$ (see lemma 4.6). Therefore, its starting time t' is also before $et(1, p)$. At time t' , we should have $\mathcal{R}_{pq}.\text{local_state} \neq st.1.p$. This is a contradiction. \square

Between the time $mt(1, p)$ and the time $et(1, p)$, a call of $\tau(\text{ATOMIC-STATE-READ})$ to get p 's state can return $st.1.p$, and another call (by another neighbour q of p) that terminates after the first one can return another value (i.e. the initial value of $L_Reg_{pq}.\text{local_state}(q)$, the initial value of $\mathcal{R}_{pq}.\text{local_state}$, the initial value of $L_Reg_{pq}.\text{local_state}(p)$, or the initial value of $\text{state}(p)$).

Complexity The size of each register is $2 \cdot \log(M) + 2$ where M is the number of processor states of the algorithm \mathcal{Alg} in \mathcal{A} . The compiled algorithm in the atomic-link model needs only bounded link registers if \mathcal{Alg} requires only bounded state registers. An ATOMIC-STATE-WRITE operation requires at least $4 \times |\mathcal{N} \cdot p|$ ATOMIC-LINK-READ and ATOMIC-LINK-WRITE operations. An ATOMIC-STATE-READ operation requires at

least $\lfloor \mathcal{N} \cdot p \rfloor$ ATOMIC-LINK-READ and ATOMIC-LINK-WRITE operations. But there is no limit on the number of operations performed during an ATOMIC-STATE-READ or during an ATOMIC-STATE-WRITE operation. The duration of the $\tau(\text{ATOMIC-STATE-WRITE})$ on p depends on the speed of p 's neighbour (more precisely, on how often, they read p 's registers). The $\tau(\text{ATOMIC-STATE-READ})$ also takes time, a processor may be locked for sometime, before obtaining a neighbour state.

References

- [1] Uri Abraham. On interprocess communication and the implementation of multi-writer atomic registers. *Theoretical Computer Science*, 149(2):257–298, 1995.
- [2] G Antonoiu and PK Srimani. Mutual exclusion between neighboring nodes in an arbitrary system graph tree that stabilizes using read/write atomicity. In *Euro-Par'99 Parallel Processing, Proceedings LNCS:1685*, pages 823–830, 1999.
- [3] H Attiya and JL Welch. *Distributed computing: fundamentals, simulations and advanced topics*. McGraw-Hill, Inc., 1998.
- [4] S Chaudhuri, M Kosa, and J Welch. Upper and lower bounds for one-write multivalued regular registers. In *SPDP'91 Proceedings of the 3rd IEEE Symposium on Parallel and Distributed Processing*, pages 134–141, 1991.
- [5] EW Dijkstra. Self stabilizing systems in spite of distributed control. *Communications of the Association of the Computing Machinery*, 17(11):643–644, 1974.
- [6] S Dolev. *Self-Stabilization*. MIT Press, 2000.
- [7] S Dolev, A Israeli, and S Moran. Self-stabilization of dynamic systems assuming only read/write atomicity. *Distributed Computing*, 7(1):3–16, 1993.
- [8] S. Haldar and K. Vidasankar. Constructing 1-writer multireader multivalued atomic variables from regular variables. *J. ACM*, 42(1):186–203, 1995.
- [9] Maurice Herlihy. Wait-free synchronization. *ACM Transactions on Programming Languages and Systems*, 13(1):124–149, 1991.
- [10] MP Herlihy and JM Wing. Linearizability: a correctness condition for concurrent objects. *ACM Transactions on Programming Languages and Systems*, 12(3):463–492, 1990.
- [11] L Higham and C Johnen. Relationships between atomic communication register models in networks. Technical report, LRI-CNRS, 2005.
- [12] JH Hoepman, M Papatriantafilou, and P Tsigas. Self-stabilization of wait-free shared memory objects. *Journal of Parallel and Distributed Computing*, 62(5):818–842, 2002.
- [13] A Israeli and M Li. Bounded time-stamps. *Distributed Computing*, 6(4):205–209, 1993.
- [14] C Johnen, I Lavallée, and C Lavault. Fair and reliable self-stabilizing communication. In *OPODIS'2000 4th International Conference On Principles Of Distributed Systems*, pages 163–176. Studia Informatica Universalis, 2000.
- [15] L Lamport. On interprocess communication. *Distributed Computing*, 1(2):77–101, 1986.
- [16] Ming Li, John Tromp, and Paul M. B. Vitanyi. How to share concurrent wait-free variables. *J. ACM*, 43(4):723–746, 1996.
- [17] M Nesterenko and A Arora. Stabilization-preserving atomicity refinement. *Journal of Parallel and Distributed Computing*, 62(5):766–791, 2002.
- [18] AK Singh, JH Anderson, and MG Gouda. The elusive atomic register. *Journal of the Association of the Computing Machinery*, 41(2):311–339, 1994.
- [19] PMB Vitanyi. Simple wait-free multireader registers. In *DISC02 Distributed Computing 16th International Symposium, Springer LNCS:2508*, pages 118–132. Springer-Verlag, 2002.