

Performance Optimal Processor Throttling Under Thermal Constraints*

Ravishankar Rao and Sarma Vrudhula
Consortium for Embedded Systems
Arizona State University
Tempe, AZ 85281, USA
{ravirao, vrudhula}@asu.edu

ABSTRACT

We derive analytically, the performance optimal throttling curve for a processor under thermal constraints for a given task sequence. We found that keeping the chip temperature constant requires an exponential speed curve. Earlier works that propose constant throttling only keep the package/case temperature constant, and are hence suboptimal. We develop high-level thermal and power models that are simple enough for analysis, yet account for important effects like the power-density variation across a chip (hotspots), leakage dependence on temperature (LDT), and differing thermal characteristics of the silicon die and the thermal solution. We use a piecewise-linear approximation for the exponential leakage dependence on temperature, and devise a method to remove the circular dependency between leakage power and temperature. To solve the multi-task speed control problem, we first solve analytically, the single task problem with a constraint on the final package temperature using optimal control theory. We then find the optimum final package temperature of each task by dynamic programming. We compared the total execution time of several randomly generated task sequences using the optimal control policy against a constant speed throttling policy, and found significantly smaller total execution times. We compared the thermal profiles predicted by the proposed high-level thermal model to that of the Hotspot thermal model, and found them to be in good agreement.

Categories and Subject Descriptors

C.4 [Computer Systems Organization]: Performance of systems—*Modeling Techniques*

General Terms

Algorithms, Performance, Theory

*This work was supported by the Consortium for Embedded Systems at Arizona State University and by National Science Foundation grants ITR-0205227 and CSR-EHS-0509540.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

CASES'07, September 30–October 3, 2007, Salzburg, Austria.
Copyright 2007 ACM 978-1-59593-826-8/07/0009 ...\$5.00.

Keywords

thermal management, throttling, thermal model, power, leakage dependence on temperature

1. INTRODUCTION

As technology scaling puts hundreds of millions of transistors on ever shrinking dies, both the total power consumption and the power density of these chips have risen exponentially. Power (especially leakage) and thermal issues have greatly curbed the increasing clock speeds of chips. In recent years, processor manufacturers have deployed a variety of techniques like power gating, sleep transistors, multiple cores, improved process technology, and micro-architectural refinements, all to limit the power consumption. In spite of these improvements, the worst-case power consumption remains high enough to require expensive cooling solutions to sustain it indefinitely.

Most modern high-performance processors support some form of dynamic thermal management (DTM), where the processor is throttled if its temperature exceeds a specified threshold to avoid damaging the chip. As processor workloads only rarely result in worst-case power consumption, DTM allows a processor's packaging and cooling solution to be designed for the average case. The throttling mechanism allows the processor to gracefully handle workloads with a mix of high and low power tasks by running low power tasks at full speeds, and the more intense ones at lower speeds. The ideal DTM strategy maintains the chip temperature at or below the specified maximum with minimum performance loss due to throttling.

1.1 Thermal and power models

Previous works on DTM have operated at either at the architectural or system level. Architecture-level works [1–4] have explored the effect of various thermal management techniques (e.g. feedback control fetch throttling, task migration, localized voltage frequency scaling for multi-core processors) on SPEC benchmarks by using detailed power/performance/thermal simulators like Simplescalar, Wattch, PTScalar and Hotspot. The system-level techniques, on the other hand, have used high-level analytical power and thermal models to derive optimal or near-optimal DTM strategies [5–11].

Analytical results provide many advantages to system designers that are not available from low-level simulation tools. They can provide bounds on the system performance under thermal constraints and they can serve as good nominal models for designing feedback control systems for DTM. Different control schemes can be compared more readily using high-level models, especially for long duration workloads for which low-level simulation is expen-

sive. Further, analytical results present expressions that relate performance metrics (like the execution time of a task) to design parameters (like the leakage power consumption, thermal resistance of the package, etc). Such expression provide greater insight for designers to perform tradeoffs. Finally, analytical results for system-level DTM (for example, heuristics for thermal-aware task scheduling) are amenable for software implementation in the operating system, while architecture-level DTM is best suited for hardware implementations.

However, the models used in the existing system-level approaches were very simple, and did not capture one or more of the following important effects: (1) the variations of power-density over different chip blocks, which leads to hotspots [2], (2) leakage dependence on temperature (LDT), which is significant for 65 nm and beyond [8, 12], and (3) the differing thermal characteristics of the die and package. For example, [5, 6, 8–10, 13, 14] use a single thermal resistance and capacitance, and hence cannot account for (3). The methods described in [6, 9, 10, 14] modeled only the full-chip power using lumped RC circuit models and ignored the power-density variations across the chip, and [5, 7, 9–11, 14] neglected LDT. Thus, these approaches would not be able to accurately predict the chip temperature.

1.2 The need for high-level analytical models

A compact thermal model of a processor was proposed in [2] that constructs an equivalent thermal RC circuit of the processor chip, the thermal packaging and the cooling system. This thermal model was implemented as a portable tool called Hotspot [2], which has been used in a variety of micro-architectural studies on thermal management. Hotspot constructs an equivalent RC circuit for a given floorplan. The circuit has one capacitance for each functional block (typically, around 20) and eleven for the package.

Detailed power models [8, 15] have been proposed that model the static power of each functional block including its dependence on that block's temperature. Unfortunately, these models are too complex. The Hotspot model for the Alpha 21264 processor is of the order 31. This, together with the exponential LDT models, constitute a system of coupled non-linear differential equations which cannot be solved analytically. But, why do we need analytical thermal and power models?

There is a large body of work on processor dynamic speed control and task scheduling to achieve energy efficiency under performance constraints (see [16–21] for some representative works). Due to the simple cubic relationship between dynamic power and speed, researchers were able to propose efficient heuristics and in some special cases, polynomial time algorithms, to solve these challenging problems. Similarly, high-level analytical battery models were used in [22, 23] to derive task sequencing and voltage scaling heuristics that maximize battery lifetime.

However, due to the complexity of block-level thermal models, there is no known expression that relates the temperature of the hottest chip block to the chip speed and task power parameters. Hence, it is very difficult to solve problems of this kind (like task sequencing and throttling to minimize total execution time, throughput optimal stochastic speed control for sporadic workloads, etc.) when thermal constraints are added. In this paper, we propose a high-level thermal model that is an approximation of the Hotspot model, and represents an acceptable tradeoff between accuracy and analytical tractability.

1.3 Performance optimal throttling

We use this thermal model to derive analytically the time-varying speed control that minimizes the total execution time of a given

sequence of tasks (having different power profiles), subject to an upper bound on the maximum chip temperature. At the micro-architecture level, a feedback control approach to this problem was proposed in [24], where a controller adjusts the speed dynamically based on the hottest chip temperature. The actual shape of the control trajectory was however, not a focus of the latter work. At the system level, simple lumped thermal and power models were used to solve the above problem, but for a single task [5, 9]. These works predicted that a constant speed curve would keep the chip temperature at the specified maximum. We show that due to the differing thermal characteristics of the die and the package, an exponentially time-varying speed curve is needed, and results in lower performance loss than the constant throttling.

Also, our work accounts for the effect of a task's power consumption on future tasks. For example, a task could leave the package at a sufficiently high temperature so that the next task would be forced to throttle and suffer lower performance. We propose a two-stage optimization procedure that selects the intermediate package temperature between tasks, and then adjusts the individual task speeds to meet those package temperatures. Recently, [10] used simpler power and thermal models to devise energy efficient task scheduling heuristics in the presence of thermal constraints. Our work focuses on performance optimization, which is often the objective in high-performance server processors. While our goal in this paper is to find performance-optimal speed control techniques for a given task sequence, we plan to extend this framework to devise thermal-aware task scheduling heuristics.

We have organized the rest of the paper as follows. Section 2 describes the task, thermal and power models used. In Section 3, we obtain preliminary results that are then used in Section 4 to obtain the optimal speed profile. In Section 5, we compare the effectiveness of the optimal speed profile against a constant speed throttling, and also verify the thermal profiles with Hotspot. Section 6 concludes the paper.

2. SYSTEM MODEL

2.1 Task model

Thermal issues are most critical for processors used in high-performance servers. Such servers are typically assigned a batch of tasks to be executed on a first-come first serve basis (i.e. a queue). Server workloads can consist of short sporadically arriving tasks that can be serviced at the same rate as they arrive (like web page requests), or small sets of long duration workloads that arrive quickly but take a long time to be serviced (e.g. scientific/industrial simulations). As the latter set of jobs are more performance (and hence thermally intensive), we use it as our task model.

We further restrict our analysis to tasks whose durations are in the range of ten seconds to ten minutes, so that they are comparable to the largest thermal time constant in the processor's thermal equivalent circuit (which is around one minute). Tasks that are smaller than ten seconds do not cause substantial temperature increase and hence do not benefit from the proposed optimization, while tasks longer than ten minutes are better suited for steady-state analysis to determine the optimum (constant) speed control [25]. We assume that the server consists of a single-core processor that is assigned a sequence of L tasks to be executed as fast as possible, subject to thermal constraints. The number of cycles N to be executed, and the power consumption characteristics ¹ of each task is assumed to be known a priori, making this a static optimization.

¹The power of each functional block as a function of the degree of throttling and block temperature.

2.2 Thermal model

We developed a high-level thermal model based on the Hotspot thermal RC circuit model [24]. Hotspot uses an analogy between electrical circuit phenomena and heat transfer phenomena. The equivalent circuit consists of one node for each chip functional block, and eleven blocks for the package. Heat transfer through conduction between neighboring nodes is modeled through connecting thermal resistances, and the heat storage in each node by thermal capacitances. Each chip node is also connected to a current source that models its power consumption, and this power is dissipated as heat with a uniform power density over the block's surface.

For the Alpha 21264 processor, there are $M = 20$ functional blocks, and the resulting Hotspot circuit has 31 capacitances. The

²All temperatures are relative to the internal ambient temperature.




Figure 1: High level thermal model of a processor.

Symbol	Meaning
U	Processor clock frequency
U_{\max}	Maximum processor clock frequency
u	Normalized processor clock speed
N	Number of cycles to be executed by a task
M	Number of functional units in the chip
L	Number of tasks in the given task sequence
P_i	Actual power consumed by block i
$P_{s,i}$	Actual leakage power of block i
$P_{d,i}$	Actual dynamic power of block i at full speed
$P'_{s,i}$	Apparent leakage power of block i
$P'_{d,i}$	Apparent dynamic power of block i at full speed
T_i	Temperature of block i ²
k_i	Slope of leakage vs temperature curve for block i
ζ_i	Leakage power factor of block i
R_i	Vertical thermal resistance of block i
h	Index of hottest block
T_h	Temperature of hottest block
$P'_{s,h}$	Apparent leakage power of hottest block
$P'_{d,h}$	Apparent dynamic power of hottest block at u_{\max}
ζ_h	Leakage power factor of hottest block
R_h	Vertical thermal resistance of hottest block
P'_s	Total apparent leakage power
P'_d	Total apparent dynamic power at maximum speed
$P'(u)$	Total apparent power at speed u
P'_{\max}	Total apparent power at speed u_{\max}
T_p	Temperature of package
$T_{c,\max}$	Maximum allowed chip temperature
$T_{p,\max}$	Package temperature when $u = 1$ and $T_h = T_{c,\max}$
$u_r(t)$	Optimum throttling curve
$u_{r,0}$	Initial value of throttling curve
$u_{r,ss}$	Steady-state value of throttling curve
T_{pi}	Initial package temperature
T_{pf}	Final package temperature
$T_{p,ss}$	Steady-state value of package temperature
τ_r	Time-constant of throttling curve
R_p	Actual package thermal resistance
R'_p	Apparent package thermal resistance
C_p	Package thermal capacitance
G	A parameter that relates R'_p to R_p
t_m	Time at which package heats up to $T_{p,\max}$
t_c	Time at which all task cycles are completed
t_f	Task completion time

Table 1: Notation.

number of thermal resistances is more than 31 due to lateral resistances on the chip between neighboring functional blocks. This large number of parameters make it difficult for analysis. On examining the parameter values of the Hotspot circuit for the Alpha 21264, we made the following approximations:

1. The thermal resistance R_{conv} and capacitance C_{conv} of the cooling system are much larger than that of the other components of the package. Also, the thermal constraint is specified for the chip, and not for any component of the package. Hence, the package can be well approximated with a reduced first order model.
2. The lateral resistances between chip units were at least four times larger than the vertical resistances that connected chip units to the package, i.e. most of the heat flow in the chip occurs vertically. Hence, we neglect lateral resistances on chip. Note that this assumption does not eliminate the occurrence of hotspots and thermal gradients as they are mainly caused by differences in power density among chip blocks.
3. The thermal RC time-constant of the die was of the order of ten milliseconds, while that of the package was of the order of one minute. This means that the silicon die cannot store as much heat as the packaging and cooling solution, and its temperature changes much faster than that of the package. As the task durations discussed above are much larger than the die's time-constant, but are comparable to the package time-constant, we can ignore the die thermal capacitances.³

With the above approximations, we obtain the high-level thermal RC circuit shown in Figure 1. The package is reduced to a first order RC circuit. Each chip block i is modeled by a current source P_i (representing its power consumption) and a thermal resistance R_i (representing conduction vertically through the silicon). The values for R_i were set equal to the vertical resistance connecting each chip block to the spreader-top block in the original Hotspot circuit. The voltage across the capacitance C_p (C_i) is the temperature (relative to the internal ambient) of the lumped package T_p (i^{th} chip block T_i). LDT makes the current source P_i of each block dependent on its voltage T_i .

³However, we do use the concept of die thermal capacitance in Section 3.1 to remove the circular dependency between leakage and temperature.

2.3 Power model

The active power P_i consumed by block i has two parts, dynamic and static. In this work, we model the dynamic power consumption as a linear function of the speed u . Most of the DTM mechanisms (including Dynamic Frequency Scaling (DFS), clock gating, and fetch throttling, but excluding Dynamic Voltage and Frequency Scaling (DVFS)) involve a linear reduction in power with the degree of throttling (which we call the speed). Hence, using a linear power-speed model covers most of them. A majority of modern processors (even those that have DVFS) use a mechanism with linear power-speed relationship for DTM purposes [26, 27]. Further, as supply voltages reduce with technology scaling, there is lesser scope for DVFS to scale down voltages.

Hence, we use DFS as the DTM mechanism in this work, and we define the speed u as the normalized clock frequency U/U_{\max} . The dynamic power as a function of speed is then given by $u P_{d,i}$ where $P_{d,i}$ is the dynamic power at the maximum speed $u = 1$. The static power $P_{s,i}$ is an increasing function of the temperature of the block, T_i [8, 15]. Thus, the block power is a function $P_i(u, T_i)$ of the speed and block temperature. However, we know from the thermal model that T_i in turn depends on P_i , thus creating a circular dependence. We show how to resolve this dependence in Section 3.1.

Piecewise-linear approximation for LDT. Figure 2 shows the total leakage power of a processor versus the chip temperature, and is based on the leakage models in [8]. The leakage here doubles every 20°C. From this figure, it can be seen that the exponential LDT model can be approximated well by a piecewise linear model.

$$P_{s,i} = \begin{cases} P_{s,i,\text{mid}} - k_{i1}(T_{c,\text{mid}} - T_i), & T_{c,\text{min}} < T_i \leq T_{c,\text{mid}}, \\ P_{s,i,\text{max}} - k_{i2}(T_{c,\text{max}} - T_i), & T_{c,\text{mid}} < T_i \leq T_{c,\text{max}}, \end{cases} \quad (1)$$

for all $i \in \{1, \dots, M\}$. Here k_{i1} and k_{i2} quantify the sensitivity of leakage to temperature of the i^{th} block in the two temperature ranges. $T_{c,\text{min}}$ is usually chosen to be the ambient temperature, $T_{c,\text{max}}$ as the manufacturer specified thermal threshold for the processor, and $T_{c,\text{mid}}$ chosen suitably to have the linear approximation lie above but close to the exponential curve. *In the interest of clarity, we will present the forthcoming analysis as though there is a single set of leakage coefficients k_i , instead of using one for each temperature range.* The results in Section 5 however, were obtained using the two-piece linear leakage model, with the correct set of coefficients employed depending on the instantaneous value of the chip temperature.

3. PRELIMINARY RESULTS

In this section, we obtain many preliminary results that we then use to find the optimal speed profile. (1) In Section 3.1, we devise a method to remove the circular dependency between leakage power and temperature by expressing both of them in terms of the package temperature. (2) The resulting expression for power consumption is used in Section 3.2 to obtain a differential equation for the package temperature. We then redefine certain groups of parameters into ‘‘apparent’’ static and dynamic powers, and apparent thermal resistance, so that the differential equation has the same form as it would without LDT. (3) In Section 3.3, we show how to identify the hottest block in a chip for a given task.

3.1 Decoupling leakage and chip temperature

We first note that due to the relatively large package time constant, $T_p(t)$ changes much slower than $T_i(t)$. For time durations of the order of $0.1R_pC_p$, $T_p(t)$ can be assumed constant. Figure 3 shows the effective thermal RC circuit for block i over such a time




Figure 2: Leakage vs temperature and piece-wise linear approximation.

duration. We then have

$$C_i dT_i(t)/dt = -(T_i(t) - T_p)/R_i + P_i(u, T_i(t)) \quad (2)$$

From Section 2.3, the power consumed by block i is

$$P_i(t) = P_{s,i,\text{max}} - k_i(T_{c,\text{max}} - T_i) + u(t)P_{d,i}. \quad (3)$$

Substituting for P_i from (3) in (2) results in a linear ordinary differential equation (ODE), which we solve to get

$$T_i(t) = T_i(0)e^{-\beta_i t} + (\alpha_i/\beta_i)(1 - e^{-\beta_i t}), \quad (4)$$

where $\alpha_i = (1/C_i)(P_{s,i,\text{max}} - k_i T_{c,\text{max}} + u P_{d,i} + T_p/R_i)$ and $\beta_i = (1/C_i)(1/R_i - k_i)$. If $k_i > 1/R_i$ for any chip block, that block will experience *thermal runaway*. This is a sufficient but not necessary condition. But, if $k_i \leq 1/R_i$ for all chip blocks, the chip temperatures $T_i \rightarrow \alpha_i/\beta_i$. This is because, for time periods of length $t \sim 0.1R_pC_p$, we have $\beta_i t \sim (0.1R_pC_p)/(R_iC_i) \sim (0.1 \times 100 \text{ s})/(10 \text{ ms}) = 10^3$, so that $e^{-\beta_i t} \rightarrow 0$. Assuming the chip design ensures no thermal runaway for $T_i \leq T_{c,\text{max}}$, we now have by the end of the time period $t = 0.1R_pC_p$,

$$T_i(t) \approx \alpha_i/\beta_i = \zeta_i T_p(t) + (P'_{s,i} + u(t)P'_{d,i})R_i, \quad (5)$$




Figure 3: Effective thermal RC circuit for decoupling leakage and chip temperature.




Figure 4: Different response of chip and package temperature to sudden changes in processor speed.

where we have introduced the following quantities: $\zeta_i \triangleq 1/(1 - k_i R_i)$ (leakage power factor), $P'_{s,i} \triangleq \zeta_i (P_{s,i,\max} - k_i T_{c,\max})$ (apparent static power), and $P'_{d,i} \triangleq \zeta_i P_{d,i}$ (apparent dynamic power). The above equation suggests that the effect of the initial chip temperature $T_i(0)$ decays away by time $0.1R_p C_p$, and the chip temperature is now dependent on the package temperature $T_p(t)$ as well as the instantaneous speed $u(t)$.

Figure 4 illustrates the thermal response of the chip and package to sudden changes in the speed $u(t)$. Over a time period $0.1R_p C_p$, the package temperature $T_p(t)$ changes very little, but the block temperature changes faster due to the small capacitance value of T_i . The exponential behavior of $T_i(t)$ over this small interval is predicted by (4). By the end of this interval, the chip temperature has mostly settled to the value α_i/β_i , and now continues to change slowly as T_p (and hence α_i changes). If the speed changes suddenly again, transients in T_i appear and fade as before.

The advantage of using the ‘‘apparent’’ quantities defined above is that the resulting equations have a form that is close to what we would have if there was no LDT. We now show how $P_{s,i}$ can be expressed independent of T_i , thus removing the circular dependency. Starting from $P_{s,i} = P_{s,i,\max} - k_i (T_{c,\max} - T_i)$, we substitute for T_i . After some manipulation, it can be shown that the total power of block i is given by

$$P_i(t) = P'_{s,i} + u(t)P'_{d,i} + (\zeta_i - 1)T_p(t)/R_i \quad (6)$$

The chip power still depends on temperature, but of the package rather than the chip. We note that in the absence of LDT, $k_i \equiv 0$, $\zeta_i = 1 \forall i$, and the above equations reduce to $T_i(t) = T_p(t) + (P_{s,i} + u(t)P_{d,i})R_i$ and $P_i = P_{s,i} + u(t)P_{d,i}$ as expected.

3.2 Package temperature computation

We first define the following quantities: $P'_s \triangleq \sum_{i=1}^N P'_{s,i}$ (Total apparent static power), $P'_d \triangleq \sum_{i=1}^N P'_{d,i}$ (Total apparent dynamic power at $u = 1$), $P'_{\max} \triangleq P'_s + P'_d$ (Total apparent power at $u = 1$), and $G \triangleq \sum_{i=1}^N (\zeta_i - 1)/R_i$. Now, from the high-level thermal RC circuit obtained before (which is reproduced in Figure 5(a)), the




Figure 5: (a) Complete high-level thermal model, (b) Effective circuit for computing the T_p .

package temperature T_p is given by the following equation

$$\begin{aligned} \frac{dT_p(t)}{dt} &= -\frac{T_p(t)}{R_p C_p} + \frac{1}{C_p} \sum_{i=1}^N P_i(t) \\ &= -\frac{T_p(t)}{R_p C_p} + \frac{1}{C_p} \sum_{i=1}^N \left[P'_{s,i} + u(t)P'_{d,i} + \frac{(\zeta_i - 1)T_p(t)}{R_i} \right] \quad (7) \\ &= -\frac{T_p(t)}{R_p C_p} + \frac{1}{C_p} [P'_s + u(t)P'_d + GT_p(t)] \quad (8) \\ &= -\frac{T_p(t)}{R'_p C_p} + \frac{P'_s + u(t)P'_d}{C_p}, \quad (9) \end{aligned}$$

where $R'_p \triangleq R_p/(1 - GR_p)$. The significance of (8) is that in spite of LDT, one can compute the package temperature by solving a first order linear ODE. To do so, we first compute the total apparent power consumption $P' = P'_s + uP'_d$ of the chip, and the apparent package thermal resistance R'_p . Then, T_p is simply the response of a first order thermal RC circuit with input current P' , thermal resistance R'_p and thermal capacitance C_p , as shown in Figure 5(b).

3.3 Identifying the hottest chip block

The hottest block h is defined as the one that maximizes T_i over $i = 1, \dots, N$. From (5), we can see that hottest block of a chip corresponds to the one with the largest power-resistance product (i.e. largest power density). This would, in general, be a function of the speed, and is given by $h(u) = \{h | P_h(u)R_h = \max_{i=1, \dots, N} P_i(u)R_i\}$. In general, different blocks within a given core can become the hottest depending on the speed. However, we have found that this is usually not the case, and that the hottest block at $u = 1$ (which is henceforth denoted by the index h) remains the hottest at all speeds.

4. THE OPTIMAL SPEED CURVE

4.1 The optimal throttling curve

We first obtain the optimal throttling curve assuming the chip temperature has already reached $T_{c,\max}$, and then analyze the case for arbitrary initial package temperature. Once the temperature of the hottest block T_h reaches $T_{c,\max}$ (say, at time t_m) the processor must be throttled to maintain the maximum chip temperature at $T_{c,\max}$. We set $u(t)$ to equal the throttling curve $u_r(t)$ for all $t > t_m$. Using (5), we get

$$T_{c,\max} = \zeta_h T_p(t) + (P'_{s,h} + u_r(t)P'_{d,h})R_h. \quad (10)$$

Substituting for $T_p(t)$ from the above equation into (8), and rearranging terms, it can be shown that we get for all $t > t_m$

$$\frac{du_r(t)}{dt} = \frac{T_{c,\max} - P'_{s,h}R_h - \zeta_h P'_s R'_p}{R'_p C_p P'_{d,h} R_h} - \frac{P'_{d,h}R_h + \zeta_h P'_d R'_p}{R'_p C_p P'_{d,h} R_h} u_r(t)$$

The above first order ODE in $u_r(t)$ has the following solution

$$u_r(t) = u_{r0} e^{-(t-t_m)/\tau_r} + u_{r,ss} (1 - e^{-(t-t_m)/\tau_r}), \text{ where (11)}$$

$$u_{r,ss} \triangleq \frac{T_{c,\max} - P'_{s,h}R_h - \zeta_h P'_s R'_p}{P'_{d,h}R_h + \zeta_h P'_d R'_p}, \text{ and (12)}$$

$$\tau_r \triangleq R'_p C_p \frac{P'_{d,h}R_h}{P'_{d,h}R_h + \zeta_h P'_d R'_p}. \text{ (13)}$$

We note that u_{r0} in (11) must be chosen to satisfy the boundary condition $T_h(t_m) = T_{c,\max}$. By employing the above exponential speed profile, the hottest chip temperature T_h is maintained at $T_{c,\max}$, while the package temperature asymptotically approaches the value $T_{p,ss} = (P'_s + u_{r,ss} P'_d) R'_p$.

We can now see the advantage of using different thermal resistances to model the die and the package, when compared to a single lumped resistance. The latter model can only predict the package temperature, and in the event of a thermal emergency, will try to maintain the package temperature constant by reducing the speed immediately to a constant speed $u \approx u_{r0}$ [9]. However, by using the throttling curve $u_r(t)$, the package temperature can be allowed to change while still maintaining the chip temperature constant, thus obtaining better performance from the processor.

4.2 Optimal speed control for multiple tasks

Given a set of L tasks that must be executed in a given sequence, and given an initial package temperature T_{p0} , we wish to find the speed control $u(t)$ for each task such that the total execution time is minimized, and the maximum chip temperature is maintained below $T_{c,\max}$. We note that the final package temperature $T_{pf,k}$ of task k is the initial package temperature $T_{pi,k+1}$ of task $k+1$. As the execution time of a task is affected by its initial package temperature, we see that each task affects its future tasks' performance by its choice of final package temperature. We now use the following technique to solve the multiple task speed control problem.

We first derive analytically the optimum speed control technique under thermal constraints for a single task, for a given initial package temperature T_{pi} , and a given final package temperature T_{pf} . This gives us the optimum execution time $t_f^*(T_{pi}, T_{pf})$, as well as the optimum speed control $u^*(T_{pi}, T_{pf}, t)$, in terms of the unknown initial and final package temperatures. The optimum speed control in the absence of final temperature constraint is similarly derived to obtain the functions $t_f^*(T_{pi})$ and $u^*(T_{pi}, t)$. We then select the package temperatures between neighboring tasks in such a way that the total execution time of all tasks is minimized. Formally, we have:

Problem MULTI-TASK:

$$\min_{\{T_{pi,k}, T_{pf,k}, k=1, \dots, L-1\}} \sum_{k=1}^{L-1} t_{f,k}^*(T_{pi,k}, T_{pf,k}) + t_{f,L}^*(T_{pi,L}), \text{ (14)}$$

$$\text{subject to, } T_{pi,k+1} = T_{pf,k} \quad \forall k = 1, \dots, L-1, \text{ (15)}$$

$$T_{pi,1} = T_{p0}, \text{ (16)}$$

$$T_{pf,k} \geq 0 \quad \forall k = 1, \dots, L-1. \text{ (17)}$$

We have used task subscripts for the t_f^* functions because they are different for each task (due to differences in number of clock cycles and power parameters). However, the functions all have the same

form, and are derived in Section 4.3. Section 4.4 presents a solution methodology for the above problem. The resulting optimum initial and final temperatures, $T_{pi,k}^*$, $T_{pf,k}^*$ can then be used to obtain the optimum speed profiles for the individual tasks $u^*(T_{pi,k}^*, T_{pf,k}^*, t)$.

4.3 Optimum speed control for a single task

We first solve the problem with final package temperature constraint. Given a processor whose initial package temperature is T_{pi} and final package temperature must be T_{pf} , and given a task with known power parameters ($P_{s,i}(T_i)$, $P_{d,i}(u)$, k_i for all $i = 1, \dots, N$), how should the speed of the processor $u(t)$ be chosen to complete a specified number of clock cycles N in the least possible time t_f , while ensuring that the following constraints are met: $T_h(t) \leq T_{c,\max}$ and $0 \leq u(t) \leq 1$ for all $0 \leq t \leq t_f$? Denoting the number of cycles executed at time t as $x(t)$, this problem can be formally stated as follows:

$$\min_{u(t), t_f} \quad t_f = \int_0^{t_f} 1 dt, \text{ (18)}$$

$$\text{s.t.} \quad \frac{dx(t)}{dt} = u(t), \text{ (19)}$$

$$x(0) = 0, \quad x(t_f) = N/U_{\max} \triangleq X, \text{ (20)}$$

$$\frac{dT_p(t)}{dt} = -\frac{T_p(t)}{R'_p C_p} + \frac{P'_s + u(t)P'_d}{C_p}, \text{ (21)}$$

$$T_p(0) = T_{pi}, \quad T_p(t_f) = T_{pf}, \text{ (22)}$$

$$\zeta_h T_p(t) + (P'_{s,h} + u(t)P'_{d,h}) R_h \leq T_{c,\max} \quad \forall t, \text{ (23)}$$

$$0 \leq u(t) \leq 1 \quad \forall t. \text{ (24)}$$

The above formulation is a problem in optimal control [28], with a variable endpoint t_f , two state variables x and T_p , fixed boundary conditions at both ends (20), (22), bounds on the control (24), and a mixed state-control point-wise inequality (23). The presence of the latter inequality makes the solution process complicated. *In the interest of clarity, and due to lack of space, we omit the derivation, and instead present the final solution.*

First, we use (5) to compute the package temperature $T_{p,\max}$ when the chip reaches $T_{c,\max}$ when operating at maximum speed:

$$T_{p,\max} = \left[T_{c,\max} - (P'_{s,h} + P'_{d,h}) R_h \right] / \zeta_h. \text{ (25)}$$

Case 1: $T_{p0} \leq T_{p,\max}$. The optimum policy operates at maximum speed until the chip temperature reaches $T_{c,\max}$ at time t_m . Then, it employs the throttling curve $u_r(t)$ until the required X clock cycles are completed at time t_c . Finally, it drops the speed to 0 to achieve the final package temperature T_{pf} at time t_f . The throttling chooses $u_{r0} = 1$ to ensure that $T_h(t_m) = T_{c,\max}$. The optimum speed control is thus obtained as

$$u^*(t) = \begin{cases} 1, & 0 \leq t \leq t_m, \\ e^{-(t-t_m)/\tau_r} + u_{r,ss} (1 - e^{-(t-t_m)/\tau_r}), & t_m < t \leq t_c, \\ 0, & t_c < t \leq t_f. \end{cases}$$

Here, t_m is calculated using

$$t_m = R'_p C_p \log \left(\frac{P'_{\max} R'_p - T_{p0}}{P'_{\max} R'_p - T_{p,\max}} \right). \text{ (26)}$$

The area under the normalized speed curve u over $[0, t_c]$ must equal X , or

$$f(t_c) = t_m + (1 - u_{r,ss})\tau_r \left(1 - e^{-(t_c - t_m)/\tau_r}\right) + u_{r,ss}(t_c - t_m) - X = 0. \quad (27)$$

Solving the implicit equation (27) numerically gives t_c . The optimum task completion time t_f^* is then

$$t_f^* = t_c + \tau_p \log \left(\frac{P'_s R'_p - T_{pc}}{P'_s R'_p - T_{pf}} \right), \quad (28)$$

where $\tau_p = R'_p C_p$, and T_{pc} is the package temperature at time t_c , which is computed using

$$T_{pc} = T_{p,\max} e^{-(t_c - t_m)/\tau_p} + (P'_s + u_{r,ss} P'_d) \left(1 - e^{-(t_c - t_m)/\tau_p}\right) + \frac{\tau_r (1 - u_{r,ss})}{\tau_r - \tau_p} P'_d R'_p \left(e^{-(t_c - t_m)/\tau_r} - e^{-(t_c - t_m)/\tau_p}\right). \quad (29)$$

It can be shown that if $T_{pf} > T_{pc}$ for any task, the resulting total execution time of all tasks would be worse than if $T_{pf} = T_{pc}$, i.e. there is no performance benefit in heating up the package after the task is complete, which is intuitively satisfying. Hence, we only need to consider the cases where $T_{pf} \leq T_{pc}$, which requires a cooling period $t_f - t_c$. We also note that if $t_m > X$ or if $P'_{\max} R'_p < T_{p,\max}$, the maximum chip temperature is not exceeded before the task completes, in which case, the optimum speed control reduces to

$$u^* = \begin{cases} 1, & 0 \leq t \leq t_c, \\ 0, & t_c < t \leq t_f. \end{cases} \quad (30)$$

where $t_c = X$, and t_f^* is calculated using (28).

Case 2: $T_{p0} \geq T_{p,\max}$. If $T_{p0} \geq T_{p,\max}$, we cannot use the speed $u = 1$ as that would raise the chip temperature beyond $T_{c,\max}$. Effectively, $t_m = 0$, and the optimum policy deploys the throttling curve $u_r(t)$ at time $t = t_m = 0$, with the initial throttling speed u_{r0} again chosen such that $T_h = T_{c,\max}$, and is given by

$$u_{r0} = \left(T_{c,\max} - \zeta_h T_{pi} - P'_{s,h} R_h \right) / \left(P'_{d,h} R_h \right). \quad (31)$$

The required number of cycles X are completed by time t_c , after which the speed drops to 0 to achieve the required final temperature T_{pf} at time t_f . The optimum speed control is given by

$$u^*(t) = \begin{cases} u_{r0} e^{-t/\tau_r} + u_{r,ss} \left(1 - e^{-t/\tau_r}\right), & 0 < t \leq t_c, \\ 0, & t_c < t \leq t_f. \end{cases} \quad (32)$$

The area of the speed curve over $[0, t_c]$ equals X , or

$$f(t_c) = (u_{r0} - u_{r,ss})\tau_r \left(1 - e^{-t_c/\tau_r}\right) + u_{r,ss} t_c - X = 0. \quad (33)$$

Solving (33) numerically gives t_c . The task completion time t_f^* is obtained as above using (28) and (29). We note that if $T_{p0} = T_{p,\max}$, we get $u_{r0} = 1$, $t_m = t_c = 0$, and the two cases give the same solution.

Optimum speed control with no final temperature constraint. For the last task in the given sequence, there is no final temperature constraint. It can be shown that the optimal speed policy for this case is obtained by simply omitting the last segment of the above speed profiles and setting $t_f^* = t_c$, i.e. no cooling period.

4.4 Dynamic programming solution for multiple tasks

Having solved the single task optimization, we return to the problem MULTI-TASK that we defined in Section 4.2. We now show that this problem has a property that makes it amenable for a dynamic programming solution. Given an initial package temperature $T_{pi,k}$, let the optimum total execution time for tasks $k, k+1, \dots, M$ be denoted as $t_{f,\geq k}^*(T_{pi,k})$. Then, given the optimal initial package temperature $T_{pi,k}^*$ for task k , the optimum final package temperature $T_{pf,k}^*$ can be computed as follows:

$$T_{pf,k}^* = \arg \min_{0 \leq T_{pf,k} \leq T_{c,\max}} \left[t_{f,k}^*(T_{pi,k}^*, T_{pf,k}) + t_{f,\geq k+1}^*(T_{pf,k}) \right]. \quad (34)$$

Thus, the problem MULTI-TASK satisfies the principle of optimality as the sub-solutions of the optimal solution $t_{f,\geq k}^*$ are themselves optimal solutions for their subproblems. If we discretize the range of package temperatures $[0, T_{c,\max}]$ to, say N_p levels, we can solve the above recursion using dynamic programming.

To do so, we first construct a table with N_p rows (corresponding to package temperature values) and M columns (corresponding to tasks in the given sequence). The cell (i, j) will store the optimal solution for the sub-problem with tasks $j, j+1, \dots, M$, given an initial package temperature $(i-1)T_{c,\max}/(N_p-1)$. The dynamic programming algorithm starts at cell $(i_0, 1)$, where i_0 is the discrete level that corresponds to package temperature T_{p0} . It then finds the optimum final temperature by trying all possible cells in the second column, and computing the corresponding total execution times according to (34). Thus, it takes $O(N_p)$ time to fill each cell in columns 1 to $M-1$, and $O(1)$ for each cell in the last column (as there is no final temperature constraint for the last task). As the size of the table is $N_p M$, the running time of the dynamic programming algorithm is $O(N_p^2 M)$.

Note: In theory, the use of idle periods at the end of a task, while worsening the performance of that task, could improve the total execution time of the task sequence. Hence, the formulation MULTI-TASK. However, after performing simulations with thousands of random task sequences, we found that the optimum final temperatures for the MULTI-TASK problem were such that no idle periods were actually used at the end of any of the tasks. *This means that we could simply compute the single task optimal speed policy without final temperature constraint independently for each task to achieve the global optimum execution time. This also reduces the running time from $O(N_p^2 M)$ to $O(M)$ as we do not need to use the dynamic programming solution any more.* While we currently have no proof that this will always be true, we have not encountered a contradiction so far in our simulations.

5. RESULTS

5.1 Experiment setup

We first obtained the equivalent thermal RC circuit for the Alpha 21264 floorplan using the Hotspot tool [2]. We then applied the approximations mentioned in Section 2.2 to this Hotspot circuit and obtained our high-level thermal model. We modified the convection thermal resistance in Hotspot from $0.8 \text{ W}/^\circ\text{C}$ to $0.4 \text{ W}/^\circ\text{C}$ to better reflect the power-thermal characteristics of modern server-grade processors [26, 29]. This lower value represents improved packaging and cooling technology and was chosen to allow a chip maximum temperatures $T_{c,\max} = 110^\circ\text{C}$, and a steady-state power consumption (with throttling) of about 120 W. We set the maximum clock speed to be $U_{\max} = 4 \text{ GHz}$.




Figure 6: Speed and thermal profiles for the optimum throttling policy.

Given a floorplan of a future processor, the formulas for computing thermal resistances are well-known because they depend on properties (like thermal conductivity) that do not change much with technology scaling. However, obtaining block-level power data (especially leakage) for future processors is much harder because it depends on many technology-dependent parameters (like sub-threshold leakage dependence per transistor). Hence, we use the following general approach. First, we obtain leakage and dynamic power data for different functional blocks using the temperature-aware models from [8]. We then scale the leakage power (function of temperature) and dynamic power (function of speed), keeping relative block numbers the same, to obtain power numbers that are representative of a modern single-core server processor. Finally, we perform the piecewise-linear approximation shown in Figure 2 to obtain the leakage-sensitivity factors k_i for each chip block. This represents the power profile of a base task.

We note that as we mentioned in Section 4.4, the optimum multi-task dynamic programming solution (with final temperature constraints) reduced to the optimum single-task greedy solution (with no final temperature constraints) for every case we simulated. Hence, we show results for the latter policy and compare it with the constant-speed throttling policy used in [5, 9].

5.2 Optimal vs constant throttling

Figure 6 shows the optimum throttling policy and its corresponding thermal profile for a sequence of three tasks. The total execution time was found to be 656.9 s. Figure 7 shows the corresponding profiles for a constant throttling policy, which had an execution time of 740.8 s, giving the optimum policy an improvement of 11.3%. As can be seen from the figures, this is because the optimum policy is able to maintain the chip temperature at the thermal threshold by gradually reducing or increasing its speed, whereas the constant throttling policy is conservative, and reduces the temperature will below the maximum limit.

The above plots also show the temperature profiles predicted by the proposed high-level model compared against the detailed Hotspot thermal model with exponential leakage model. The proposed model mispredicts the temperature of the hottest unit of the chip by a maximum of about 7°C and on average about 4°C .




Figure 7: Speed and thermal profiles for constant throttling policy.

The general trend of the thermal profile is predicted well by the high-level model, in spite of using much fewer model parameters. Hence, the high-level model can be used for comparative studies, for example, comparing two DTM strategies, or estimating the improvement in performance by using improved packaging.

5.3 Improvements for random task sets

We generated random task sets as follows: we used the static and dynamic power profiles of the base task, namely $P_s(T)$ and $P_d(u)$, as the mean. We then selected a value of standard deviation for the static and one for the dynamic power, namely 25% and 8%. These standard deviations were kept independent of the temperature T and speed u to preserve the monotonicity of $P_s(T)$ and $P_d(u)$ respectively. Then, the power profile for each task is selected from a normal distribution with the above mean and standard deviation. The number of task cycles to be executed is chosen from a uniform distribution of $[U_{\max} \times 10\text{ s}, U_{\max} t_{\max}]$. We tried different values of t_{\max} to simulate task mixes of different task durations.

Table 2 shows the improvement in total execution time of optimum speed policy over constant throttling policy for 1000 random task sets. The first set of improvements are reported for maximum task durations $t_{\max} = 5\text{ min}$, with the number of tasks varying from 1 to 20. It is seen that as the number of tasks increases, the average improvement increases slightly, while the maximum improvement increases significantly. The cases where improvements reach around 99% are achieved for the following reason: after a hot task leaves the package temperature T_{p0} greater than the $T_{p,\max}$ of the next task, the latter is forced to employ a low initial speed u_{r0} to satisfy the thermal constraint $T_h \leq T_{c,\max}$.

The optimal speed control smartly increases the speed towards the higher value of $u_{r,ss}$ while the constant throttling policy, by definition, is unable to change the speed from its low initial value, and hence takes a very long time to complete task execution. The second set of improvements are reported for task sets with 10 tasks but with the maximum task durations being varied from 1 min to 20 min s. It can be seen that the improvements increase as task durations increase. The reason for this is similar to that above – the constant speed throttling starts at low initial speeds, and suffers these low speeds for longer time durations.

Number of tasks	t_{\max} (min)	Average Improvement (%)	Maximum Improvement (%)
1	5	5.5	26.2
5	5	6.6	41.3
10	5	7.6	99.8
15	5	7.7	99.7
20	5	7.8	99.8
10	1	3.6	7.5
10	4	5.2	28.7
10	10	7.9	99.9
10	20	8.2	99.9

Table 2: Improvement in total execution time of optimum speed policy over constant throttling policy.

6. CONCLUSION

There is a need for high-level analytical thermal models to address a number of important problems involving thermal constraints. In this work, we proposed such a thermal model, which also overcomes the limitations of existing simple lumped RC thermal models. Specifically, it accounts for hotspots by modeling each functional block on the chip with a separate current source and thermal resistance, and uses a two-level resistance network that more accurately reflects the different thermal conductivity and heat capacity of the chip and the package. The latter factor was instrumental in deriving the speed profile required to hold the chip's maximum temperature at the specified threshold, which turned out to be an exponentially time-varying curve. This throttling curve resulted in lower performance loss when compared to the earlier constant throttling technique. We demonstrated the usefulness of the proposed thermal model by solving the problem of performance optimal speed control under thermal constraints for a given task sequence. Leakage dependence on temperature is an important, but often ignored factor affecting modern processors. We approximated the non-linear power-temperature relationship with a piecewise linear form and then showed how the circular power-temperature relation can be decoupled. The proposed models and approaches serve as a useful framework for future works on thermal aware task scheduling and speed control.

7. REFERENCES

- [1] D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," in *Intl' Symp. High Speed Computer Arch. (HPCA)*, 2001, pp. 171–182.
- [2] W. Huang, M. R. Stan, K. Skadron, K. Sankaranarayanan, and S. Ghosh, "Hotspot: A compact thermal modeling method for cmos vlsi systems," *IEEE Trans. VLSI Sys.*, vol. 14, no. 5, pp. 501–513, May 2006.
- [3] C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in *Proc. Intl' Symp. Microarch. (MICRO)*, 2006, pp. 347–358.
- [4] J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in *Proc. Intl' Symp. Comp. Arch. (ISCA)*, 2006.
- [5] A. Cohen, F. Finkelstein, A. Mendelson, R. Ronen, and D. Rudoy, "On estimating optimal performance of cpu dynamic thermal management," *IEEE Computer Architecture Letters*, vol. 2, no. 1, pp. 6–6, 2003.
- [6] S. Heo, K. Barr, and K. Asanovic, "Reducing power density through activity migration," in *Proc. Intl' Symp. Low Power Electronics and Design (ISLPED)*, 2003, pp. 217–222.
- [7] J. Srinivasan and S. V. Adve, "Predictive dynamic thermal management for multimedia applications," in *Proc. Intl' Conf. Supercomputing (ICS)*, 2003, pp. 109–120.
- [8] W. Liao, L. He, and K. M. Lepak, "Temperature and supply voltage aware performance and power modeling at microarchitecture level," *IEEE Trans. Computer-Aided Design*, vol. 24, no. 7, pp. 1042–1053, July 2005.
- [9] R. Rao, S. Vrudhula, C. Chakrabarti, and N. Chang, "An optimal analytical solution for processor speed control with thermal constraints," in *Proc. Intl' Symp. Low Power Electronics and Design (ISLPED)*, October 2006, pp. 292–297.
- [10] N. Bansal, T. Kimbrel, and K. Pruhs, "Speed scaling to manage energy and temperature," *J. ACM*, vol. 54, no. 1, 2007.
- [11] R. Mukherjee and S. O. Memik, "Physical aware frequency selection for dynamic thermal management in multi-core systems," in *Proc. Intl' Conf. Computer Aided Design (ICCAD)*, 2006, pp. 547–552.
- [12] H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif, "Full chip leakage estimation considering power supply and temperature variations," in *Proc. Intl' Symp. Low Power Electronics and Design (ISLPED)*, 2003, pp. 78–83.
- [13] A. Dhodapkar, C. H. Lim, G. Cai, and W. R. Daasch, "TEMPEST: A thermal-enabled multi-model power/performance simulator," in *Proc. Workshop on Power-Aware Computer Systems*, November 2000.
- [14] W. Lee, K. Patel, and M. Pedram, "Dynamic thermal management for mpeg-2 decoding," in *Proc. Intl' Symp. Low Power Electronics and Design (ISLPED)*, 2006, pp. 316–321.
- [15] Y. Li, D. Parikh, Y. Zhang, K. Sankaranarayanan, M. Stan, and K. Skadron, "State-preserving vs. non-state-preserving leakage control in caches," in *Proc. Design Automation and Test in Europe Conf. (DATE)*, 2004, pp. 22–27.
- [16] H. Aydin, R. Melhem, D. Mosse, and P. Mejia-Alvarez, "Determining optimal processor speeds for periodic real-time tasks with different power characteristics," in *Proc. Euromicro Conf. Real-Time Sys.*, 2001, pp. 225–232.
- [17] T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in *Proc. Intl' Symp. Low Power Electronics and Design (ISLPED)*, 1998, pp. 197–202.
- [18] J. R. Lorch and A. J. Smith, "PACE: A new approach to dynamic voltage scaling," *IEEE Trans. Computers*, vol. 53, no. 7, pp. 856–869, July 2004.
- [19] P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in *Proc. SIGOPS*. ACM Press, 2001, pp. 89–102.
- [20] R. Jejurikar, C. Pereira, and R. Gupta, "Leakage aware dynamic voltage scaling for real-time embedded systems," in *Proc. Design Automation Conf. (DAC)*, 2004, pp. 275–280.
- [21] F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in *Proc. Symp. Foundations of Computer Science*, 1995, pp. 374–382.
- [22] J. Luo and N. K. Jha, "Battery-aware static scheduling for distributed real-time embedded systems," in *DAC '01: Proc. Design Automation Conference*. ACM Press, 2001, pp. 444–449.
- [23] D. Rakhmatov and S. Vrudhula, "Energy management for battery-powered embedded systems," *Trans. on Embedded Computing Sys.*, vol. 2, no. 3, pp. 277–324, 2003.

- [24] K. Skadron, T. Abdelzaher, and M. R. Stan, "Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management," in *Proc. Intl' Symp. High Perf. Comp. Arch. (HPCA)*, 2002, pp. 17–28.
- [25] R. Rao, S. Vrudhula, and C. Chakrabarti, "Throughput of multi-core processors under thermal constraints," in *Proc. Intl' Symp. Low Power Electronics and Design (ISLPED)*, August 2007.
- [26] *Intel Pentium 4 Processor 6x1 Sequence: Datasheet*, Intel Corp., January 2006.
- [27] *CPU Thermal Management: Application Note*, Advanced Micro Devices. [Online]. Available: <http://www.amd.com/epd/processors/6.32bitproc/x18448/18448.pdf>
- [28] D. S. Naidu, *Optimal Control Systems*. CRC Press, 2002.
- [29] *AMD Athlon 64 Processor Power and Thermal Data Sheet*, Advanced Micro Devices, August 2004.