

# MIXED-SIGNAL CLOCK-SKEW CALIBRATOR FOR TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS

David Camarero, Karim Benkalaia, Jean-Francois Naviner, Patrick Loumeau

[camarero@enst.fr](mailto:camarero@enst.fr), [benkalaia@enst.fr](mailto:benkalaia@enst.fr), [naviner@enst.fr](mailto:naviner@enst.fr), [loumeau@enst.fr](mailto:loumeau@enst.fr)

Telecom Paris (ENST) – France

<http://www.enst.fr/>

## Abstract

The clock-skew error in time-interleaved ADCs importantly degrades their linearity. Our demo shows an extremely simple mixed-signal clock-skew calibrator for this application.


## 1. Introduction

The clock-skew error in time-interleaved analog-to-digital converters (TI ADCs) importantly degrades the linearity of such converters [1]. This nearly constant but unknown error, that must not be confused with random jitter, prevent TI ADCs from perform uniform sampling. There are some different techniques of facing up the clock-skew error: two-ranks sample-and-hold [2], channel randomization [3], global passive sampling [4], clock-edge reassignment [5], all-digital calibration techniques [6] and all-analog calibration techniques [7]. We propose a new kind of mixed-signal clock-skew calibration technique, divided into two subsystems: a digital clock-skew detector and a digitally trimmable multi-phase sampling clock generator. Compared to the mentioned all-digital calibration techniques, ours distinguishes itself by the simplicity of its hardware elements. On the other hand, compared to the all-analog ones, ours keeps the inherent robustness of a digital clock-skew detection.

## 2. Overall description of the demonstrator

Fig. 1 shows a diagram of our demonstrator, a clock-skew calibrated two-channels TI ADC. It consists of two 10-bit commercial ADCs, a FPGA to implement the digital clock-skew detector subsystem (DDSS) and an ASIC in a CMOS 0.35  $\mu\text{m}$  technology to implement the digitally trimmable multi-phase sampling clock generator (DTCG). The DDSS extracts from the multiplexed ADCs' outputs  $y[n]$  a measure of the clock-skew affecting the sampling clock driving the ADC<sub>1</sub>,  $\Phi_1$ . Then, it tells the DTCG whether  $\Phi_1$  must be advanced or delayed with regard to the sampling clock reference,  $\Phi_0$ , to obtain, neglecting random jitter, an uniform sampling. So, the DTCG converts the digital information provided by the DDSS in extra delays on the sampling clock paths. Both subsystems are embedded in a stable closed-loop, so the overall system has the potentiality of following the variations of the clock-skew error.

Due to the discrete nature of the elements used in the demonstrator, the sampling frequency of a single ADC is limited to 25 MHz. Besides, the actual clock-skew error is expected to be around a half nanosecond, i.e., two orders of




**Figure 1:** Diagram of our demonstrator for the mixed-signal clock-skew calibration technique

magnitude higher than the error expected in a fully integrated TI ADC and sampling clock generator. However, a special effort has been made to attain a residual clock-skew of the order of one picosecond.

## 3. Digitally trimmable multi-phase sampling clock generator (DTCG)

The DTCG consist of a clock generator and two digitally controlled delay elements (DCDEs). The clock generator is a differential voltage controlled ring oscillator embedded in a phase-locked loop similar to that shown in [7]. A DCDE consist of a differential-to-single-ended converter (DTSEC) and a digitally trimmable bias generator (DTBG). Two differential clock signals, nominally shifted 180°, are single-ended converted by two DCDEs, becoming  $\Phi_0$  and  $\Phi_1$ . At the same time, a delay  $t_{cal\ i}$ ,  $0 \leq i \leq 1$ , can be added in any of the clock paths. This delay depends on the value of the digital control word  $DCW_i$ ,  $t_{cal\ i} = t_{step} \cdot DCW_i$ , where  $t_{step}$  is the time step of this digital-to-time conversion. The delay  $t_{cal\ i}$  gets modified by altering the operating point of the DTSEC. The residual clock-skew after calibration,  $t_{res}$ , is expected to verify  $|t_{res}| \leq t_{step}$ .

There exists a linear relation between the bias voltage of the DTSEC,  $V_{bias}$ , and  $t_{cal\ i}$ . So prior to the voltage-to-time conversion, a digital-to-voltage conversion must be performed. It is done by means of the DTBG shown in fig. 2. The DTBG consist of a set of switchable current sources embedded in a bidirectional shift register, serial-in, parallel-out, of  $N$  static storage cells  $Q_j$ ,  $0 \leq j \leq N$ . When  $Q_j$  is in high state, the associated current source is turned on injecting




**Figure 2:** Diagram of the digitally trimmable bias generator

$I_{step}$  in the common drain net CD net, and when it is in low state, the current source is turned off. The signal  $DCW_i$  modifies the state of the shift register. The overall current  $I_{total}$  gives a  $V_{bias}$  voltage by means of a resistor.

#### 4. Digital clock-skew detector subsystem (DDSS)

Fig. 3 shows a diagram of the DDSS. Although our




**Figure 3:** Diagram of the digital clock-skew detector subsystem

demonstrator is limited to a two-channels TI ADC, we show here the necessary elements for any number  $M$  of channels. The input signal is physically one bit carrying the sign information about  $y[n]$ . This greatly simplifies the required hardware and makes the DDSS robust against gain mismatch between channels. The transfer function of the digital filter  $H_{OMC}(z)$  is  $1-z^{-M}$ , where  $OMC$  stands for offset mismatch cancellation. This filter is necessary to guarantee that the offset mismatch does not prevent the DDSS from properly working. The weighted accumulator modulates its input signal by the modulation signal  $c_{ip}[n]$ . This is a fixed periodic signal of integer numbers ranged from  $-(M-1)$  to  $M-1$  that depends on the  $\Phi_i$  subscript of the sampling clock signal to be calibrated, for  $1 < i < M-1$  [8]. For the two-channels case, there is just one sampling clock to be calibrated,  $\Phi_1$ , and one period of  $c_{ip}[n]$  is simply  $[+1, -1]$ .

#### 5. Results

Fig. 4 shows the  $y[n]$  spectrum from a measure before calibration. The low frequency signal is the desired output signal, i.e., the sampled input signal  $x(t)$ . The high frequency signal is the distortion due to clock-skew when sampling  $x(t)$ . Our calibration technique reduces this spurious tone at the noise threshold level, greatly improving the spurious free dynamic range. The measured  $t_{step}$  is 1.5 ps with an uncertainty of about 30%.



**Figure 4:**  $y[n]$  spectrum before calibration

#### 6. Conclusion

This demonstrator shows the feasibility of our mixed-signal clock-skew calibration technique in a highly hostile environment of interconnected discrete components. However, this technique is intended for fully integrated TI ADCs, where the expected clock-skew is of the order of some picoseconds before calibration. It will be the aim of future developments.

#### 7. References

- [1] Y-C. Jenq, "Digital Spectra of Nonuniformly Sampled Signals: Fundamentals and High-Speed Waveform Digitizers", *IEEE Trans. on Instr. Meas.*, Vol. 37, n° 2, Jun.1988, pp. 245-251.
- [2] K. Poulton, J. J. Corcoran and T. Hornak, "A 1-GHz 6-bit ADC system", *IEEE J. of Solid-State Circuits*, Vol. SC-22, n° 6, Dec. 1987, pp. 962-970.
- [3] M. Tamba, A. Shimizu, H. Munakata and T. Komuro, "A method to improve SFDR with random interleaved sampling method", *Proc. of Inter. Test Conf.*, 2001, pp. 512-520.
- [4] M. Gustavsson and N. N. Tan, "A global passive sampling technique for high-speed switched-capacitor time-interleaved ADCs", *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. 47, n° 9, Sept. 2000, pp. 821-831.
- [5] Y.-T. Wang and B. Razavi, "An 8-bit 150-MHz CMOS A/D Converter", *IEEE J. of Solid-State Circuits*, Vol. 35, n° 3, Mar. 2000, pp. 308-317.
- [6] S. M. Jamal, D. Fu, N. C.-J. Chang, P. J. Hurst and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration", *IEEE J. Solid-State Circuits*, Vol. 37, n° 12, Dec. 2002, pp. 1618-1627.
- [7] L. Wu and W. C. Black Jr., "A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications", *IEEE Int. Solid-State Circuits Conf.*, 2001, Feb. 2001, pp. 396-397, 470.
- [8] D. Camarero, J.-F. Naviner and P. Loumeau, "Calibration of sampling instants in a multiple channel time-interleaved analog-to-digital converters", *Proc. of the IEEE Inter. Conf. on Electronics, Circuits and Systems 2005, ICECS 2005*, Dec. 2005, pp. 451-454.