



DATE'03
March 3-7, 2003
Munich, Germany

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. © 2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

ISBN 0-7695-1471-5 ACM Order 478031

Click on the text below to go to:

Proceedings [Table of Contents](#) [Front Matter](#) [Author Index](#) [Cover Page](#)

Designers' Forum [Table of Contents](#) [Front Matter](#) [Author Index](#) [Cover Page](#)

CD-ROM produced by ACM SIGDA CD-ROM Project.

Design, Automation and Test in Europe

Sponsored by
EDAA
EDAC
IEEE Computer Society TTTC
IEEE Computer Society DATC
ECSI
ACM/SIGDA
RAS

DATE⁰³

Proceedings

Edited by
Norbert Wehn
Diederik Verkest

Messe Munich, Germany

March 3-7, 2003

www.date-conference.com

Proceedings

Design, Automation and
Test in Europe
Conference and Exhibition



Proceedings

Design, Automation and Test in Europe Conference and Exhibition

Munich, Germany
March 3 – 7, 2003

Sponsored by
EDAA, EDA Consortium, IEEE Computer Society TTTC,
IEEE Computer Society DATC, ECSI, ACM/SIGDA, RAS



<http://computer.org>

Los Alamitos, California

Washington • Brussels • Tokyo

Copyright © 2003 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number PR01870
ISBN 0-7695-1870-2
ISSN Number 1530-1591

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1-714-821-8380
Fax: + 1-714-821-4641
E-mail: cs.books@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1-732-981-0060
Fax: + 1-732-981-9667
[http://shop.ieee.org/store/
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81-3-3408-3118
Fax: + 81-3-3408-3553
tokyo.ofc@computer.org

Editorial production by Bob Werner
Cover art design and production by Joe Daigle/Studio Productions
Printed in the United States of America by The Printing House



Table of Contents

Design, Automation and Test in Europe Conference and Exhibition — DATE03

DATE Executive Committee.....	xxiii
Technical Program Chairs.....	xxvi
Vendors Committee.....	xxx
DATE Sponsor Committee.....	xxx
Technical Program Committee	xxxi
Reviewers.....	xxxv
Welcome to DATE 2003.....	xxxviii
Best Paper Awards.....	xxxix
Tutorials.....	xl
Master Courses.....	xliii
Call for Papers DATE 2004.....	1199

Plenary: Keynote Session

Moderator: D. Verkest, IMEC, BE

IC Design Challenges for Ambient Intelligence	2
<i>E. Aarts and R. Roovers</i>	

Semiconductor Challenges	8
<i>A. Cuomo</i>	

1A: Hot Topic: Ambient Intelligence Visions and Achievements:

Linking Abstract Ideas to Real-World Concepts

Organizer/Moderator: M. Lindwer, Philips, NL

Speakers:

R. Zimmermann, European Union, Unit for Microelectronics, BE

D. Marculescu, CMU, US

R. Marculescu, CMU, US

S. Jung, Infineon, DE

E. Cantatore, Philips, NL

T. Basten, Eindhoven U, NL

Panel Statement.....	10
----------------------	----

1B: Energy-Efficient Memory Systems

Moderators: V. Narayanan, Penn State U, US; P. Fugger, Infineon, DE

Improving the Efficiency of Memory Partitioning by Address Clustering.....	18
<i>A. Macii, E. Macii, and M. Poncino</i>	

A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors.....	24
<i>A. Macii, E. Macii, F. Crudo, and R. Zafalon</i>	

Power Efficiency through Application-Specific Instruction Memory Transformations	30
<i>P. Petrov and A. Orailoglu</i>	
Low Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures.....	36
<i>M. Sánchez-Élez, M. Fernández, M. Anido, H. Du, R. Hermida, and N. Bagherzadeh</i>	
1C: Embedded Tutorial: Circuit, Platform Design and Test Challenges in Technologies Beyond 90nm	
<i>Organizer/Moderator: S. Kundu, Intel, US</i>	
<i>Speakers:</i>	
<i>B. Grundmann, Intel Corporation, US</i>	
<i>R. Galivanche, Principal Engineer, Intel Corporation, US</i>	
Panel Statement.....	44
1F: Uncertainty	
<i>Moderators: F. Johannes, TU Munich, DE; C. Sechen, Washington U, US</i>	
Global Wire Bus Configuration with Minimum Delay Uncertainty.....	50
<i>L. Huang, H. Chen, and D. Wong</i>	
Timing Verification with Crosstalk for Transparently Latched Circuits	56
<i>H. Zhou</i>	
Statistical Timing Analysis Using Bounds.....	62
<i>A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula</i>	
Reduced Delay Uncertainty in High Performance Clock Distribution Networks	68
<i>D. Velenis, E. Friedman, and M. Papaefthymiou</i>	
2A: Hot Topic: Scaling into Ambient Intelligence	
<i>Organizer/Moderator: T. Basten, TU Eindhoven, NL</i>	
<i>Speakers:</i>	
<i>A. Chandrakasan, MIT, US</i>	
<i>M. Lindwer, Philips, NL</i>	
<i>J. Liu, PARC, US</i>	
<i>L. Benini, DEIS – Bologna U, IT</i>	
<i>R. Min, MIT, US</i>	
<i>F. Zhao, Palo Alto Research Center (PARC), US</i>	
Panel Statement.....	76
2B: Power-Aware Design and Synthesis	
<i>Moderators: R. Zafalon, STMicroelectronics, IT; D. Marculescu, CMU, US</i>	
Masking the Energy Behavior of DES Encryption.....	84
<i>H. Saputra, S. Vijaykrishnan, M. Kandemir, M. Irwin, R. Brooks, S. Kim, and W. Zhang</i>	
Scheduling and Mapping of Conditional Task Graphs for the Synthesis of Low Power Embedded Systems.....	90
<i>D. Wu, B. Al-Hashimi, and P. Eles</i>	
Synthesis of Application-Specific Highly Efficient Multi-Mode Systems for Low-Power Applications	96
<i>L. Chiou, S. Bhunia, and K. Roy</i>	

2C: Test Data Compression

Moderators: M. Flottes, LIRMM, FR; P. Prinetto, Politecnico di Torino, IT

Virtual Compression through Test Vector Stitching for Scan Based Design	104
<i>W. Rao and A. Orailoglu</i>	
Test Pattern Compression Using Prelude Vectors in Fan-Out Scan Chain with Feedback Architecture	110
<i>N. Oh, R. Kapur, T. Williams, and J. Sproch</i>	
A Technique for High Ratio LZW Compression.....	116
<i>M. Knieser, D. Weyer, R. McIntyre, F. Wolff, and C. Papachristou</i>	
Fast Computation of Data Correlation Using BDDs	122
<i>Z. Zeng, Q. Zhang, I. Harris, and M. Ciesielski</i>	

2E: Operating System Abstraction and Targeting (Embedded Software Forum)

Moderators: S. Yoo, TIMA Laboratory, FR; M. Coppola, STMicroelectronics, IT

RTOS Modeling for System Level Design	130
<i>A. Gerstlauer, H. Yu, and D. Gajski</i>	
Modeling and Integration of Peripheral Devices in Embedded Systems	136
<i>S. Wang, S. Malik, and R. Bergamaschi</i>	
Systematic Embedded Software Generation from SystemC.....	142
<i>F. Herrera, H. Posadas, P. Sánchez, and E. Villar</i>	

2F: Analysis of Jitter and Noise for Analogue Systems and

SD Modelling and Simulation

Moderators: G. Vandersteen, IMEC, BE; H. Graeb, TU Munich, DE

Noise Macromodel for Radio Frequency Integrated Circuits.....	150
<i>Y. Xu, X. Li, P. Li, and L. Pileggi</i>	
Approximation Approach for Timing Jitter Characterization in Circuit Simulators.....	156
<i>M. Gourary, S. Rusakov, S. Ulyanov, M. Zharov, K. Gullapalli, and B. Mulvaney</i>	
A Model of Computation for Continuous-Time Delta Sigma Modulators.....	162
<i>E. Martens and G. Gielen</i>	
Behavioural Modelling and Simulation of Delta Sigma Modulators Using Hardware Description Languages.....	168
<i>R. Castro-López, F. Fernández, F. Medeiro, and A. Rodríguez-Vázquez</i>	

3A: Hot Topic: Securing Your Mobile Appliance:

New Challenges for the System Designer

Organizer/Moderator: A. Raghunathan, NEC, US

Speakers:

S. Ravi, NEC, US

S. Hattangady, Texas Instruments, US

J.-J. Quisquater, UC de Louvain, BE

Panel Statement.....	176
----------------------	-----

3B: Scheduling and Analysis of Embedded Systems

Moderators: V. Mooney, Georgia IT, US; A. Jantsch, Royal IT, SE

Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems	184
<i>P. Pop, P. Eles, and Z. Peng</i>	
A General Framework for Analysing System Properties in Platform-Based Embedded System Designs	190
<i>S. Chakraborty, S. Kuenzli, and L. Thiele</i>	
Exact High Level WCET Analysis of Synchronous Programs by Symbolic State Space Exploration	196
<i>G. Logothetis and K. Schneider</i>	
Rapid Prototyping of Flexible Embedded Systems on Multi-DSP Architectures	204
<i>B. Rinner, M. Schmid, and R. Weiss</i>	

3C: Recent Advances in DFT and BIST

Moderators: A. Benso, Politecnico di Torino, IT; I.G. Harris, Massachusetts U, Amherst, US

DFT for Testing High-Performance Pipelined Circuits with Slow-Speed Testers	212
<i>M. Nummer and M. Sachdev</i>	
Extending JTAG for Testing Signal Integrity in SoCs	218
<i>N. Ahmed, M. Tehranipour, and M. Nourani</i>	
EBIST: A Novel Test Generator with Built-In Fault Detection Capability	224
<i>D. Pradhan, C. Liu, and K. Chakraborty</i>	
A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-On-Chip Fault Diagnosis	230
<i>C. Liu and K. Chakraborty</i>	

3F: Analogue and RF Modelling, Simulation and Optimisation

Moderators: F.V. Fernandez, IMSE CNM, ES; R. Schwencker, Infineon, DE

Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors	238
<i>P. Vanassche, G. Gielen, and W. Sansen</i>	
A New Simulation Technique for Periodic Small-Signal Analysis	244
<i>M. Gourary, S. Rusakov, S. Ulyanov, M. Zharov, and J. Mulvaney</i>	
Generalized Posynomial Performance Modeling	250
<i>T. Eeckelaert, W. Daems, G. Gielen, and W. Sansen</i>	
Holmes: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits	256
<i>B. De Smedt and G. Gielen</i>	

4A: Architectural Level Synthesis

Moderators: P.Y.K. Cheung, Imperial College London, UK; J. Teich, Erlangen-Nuremberg U, DE

High-Level Allocation to Minimize Internal Hardware Wastage.....	264
<i>M. Molina, J. Mendiás, and R. Hermida</i>	

Dynamic Conditional Branch Balancing during the High-Level Synthesis of Control-Intensive Designs	270
<i>S. Gupta, N. Dutt, R. Gupta, and A. Nicolau</i>	

Distributed Synchronous Control Units for Dataflow Graphs under Allocation of Telescopic Arithmetic Units.....	276
<i>E. Kim, H. Saito, H. Nakamura, T. Nanya, J. Lee, and D. Lee</i>	

Automated Bus Generation for Multiprocessor SoC Design	282
<i>K. Ryu and V. Mooney III</i>	

4B: Scheduling in Reconfigurable Computing

Moderators: A. Koch, TU Braunschweig, DE; G. Koch, Bridges2Silicon, DE

Online Scheduling for Block-Partitioned Reconfigurable Devices	290
<i>H. Walder and M. Platzner</i>	

Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling.....	296
<i>B. Mei, H. De Man, R. Lauwereins, S. Vernalde, and D. Verkest</i>	

Virtual Hardware Byte Code as a Design Platform for Reconfigurable Embedded Systems.....	302
<i>S. Lange and U. Kebschull</i>	

4C: Delay Testing and Diagnosis

Moderators: H. Obermeir, Infineon, DE; N. Nicolici, McMaster U, CA

A Method of Test Generation for Path Delay Faults Using Stuck-At Fault Test Generation Algorithms.....	310
<i>S. Ohtake, K. Ohtani, and H. Fujiwara</i>	

A Novel, Low-Cost Algorithm for Sequentially Untestable Fault Identification.....	316
<i>M. Syal and M. Hsiao</i>	

Non-Enumerative Path Delay Fault Diagnosis	322
<i>S. Padmanaban and S. Tragoudas</i>	

Delay Defect Diagnosis Based Upon Statistical Timing Models — The First Step.....	328
<i>A. Krstic, L. Wang, K. Cheng, J. Liou, and M. Abadir</i>	

4E: Embedded Tutorial: Embedded Operating Systems for SoC (Embedded Software Forum)

Organizer: A. Jerraya, TIMA Laboratory, FR

Moderator: J. Madsen, TU Denmark, DK

Introduction to Hardware Abstraction Layers for SoC.....	336
<i>S. Yoo and A. Jerraya</i>	

Hardware/Software Partitioning of Operating Systems	338
<i>V. Mooney III</i>	

Embedded Software in Digital AM-FM Chipset.....	340
<i>M. Sarlotte, B. Candaele, J. Quevremont, and D. Merel</i>	
4F: Networks-on-Chip	
<i>Moderators: P. Ienne, EPF Lausanne, CH; E. Verhulst, Eonic Solutions GmbH, DE</i>	
Packetized On-Chip Interconnect Communication Analysis for MPSoC.....	344
<i>T. Ye, G. De Micheli, and L. Benini</i>	
Trade Offs in the Design of a Router with both Guaranteed and Best-Effort Services for Networks On Chip	350
<i>E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander</i>	
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors.....	356
<i>F. Gilbert, M. Thul, and N. Wehn</i>	
5A: System Level Modelling	
<i>Moderators: C. Delgado Kloos, Carlos III de Madrid U, ES; E. Villar, Cantabria, U, ES</i>	
Development and Application of Design Transformations in ForSyDe	364
<i>I. Sander, A. Jantsch, and Z. Lu</i>	
System Level Specification in Lava	370
<i>S. Singh</i>	
Formal Semantics of Synchronous SystemC	376
<i>A. Salem</i>	
Introspection in System-Level Language Frameworks: Meta-Level vs. Integrated.....	382
<i>F. Doucet, R. Gupta, and S. Shukla</i>	
SystemC-AMS Requirements, Design Objectives and Rationale	388
<i>A. Vachoux, C. Grimm, and K. Einwich</i>	
5B: Hot Topic: Runtime Reconfigurable Systems on Chip — An Industry Perspective	
<i>Organizer/Moderator: I. Bolsens, Xilinx, US</i>	
Parallel Processing Architectures for Reconfigurable Systems	396
<i>K. Vissers</i>	
Different Approaches to Add Reconfigurability in a SoC Architecture.....	398
<i>B. Gupta and M. Borgatti</i>	
A Lightweight Approach for Embedded Reconfiguration of FPGAs	399
<i>B. Blodget, S. McMillan, and P. Lysaght</i>	
5C: Hot Topic: Creating Value Through Test	
<i>Organizer/Moderator: E.J. Marinissen, Philips, NL</i>	
<i>Speakers:</i>	
<i>B. Vermeulen, Philips, NL</i>	
<i>R. Madge, LSI Logic, US</i>	
<i>M. Kessler and M. Müller, IBM Boeblingen, DE</i>	
Panel Statement.....	402

5E: Software Optimisation for Embedded Systems (Embedded Software Forum)	
<i>Moderators: R. Leupers, RWTH Aachen, DE; J.C. Lopez, Castilla-La Mancha, ES</i>	
Control Flow Driven Splitting of Loop Nests at the Source Code Level.....	410
<i>H. Falk and P. Marwedel</i>	
Data Space Oriented Scheduling in Embedded Systems.....	416
<i>M. Kandemir, G. Chen, W. Zhang, and I. Kolcu</i>	
Compiler-Directed ILP Extraction for Clustered VLIW/EPIC Machines: Predication, Speculation and Modulo Scheduling	422
<i>S. Pillai and M. Jacome</i>	
An Efficient Hash Table Based Approach to Avoid State Space Explosion in History Driven Quasi-Static Scheduling	428
<i>A. Lomeña, M. López-Vallejo, Y. Watanabe, and A. Kondratyev</i>	
5F: Global Approaches to Layout Synthesis	
<i>Moderators: I. Markov, Michigan U, US; J. Lienig, TU Dresden, DE</i>	
Time Budgeting in a Wireplanning Context	436
<i>J. Westra, R. Otten, D. Jongeneel, and C. Visweswariah</i>	
Interconnect Planning with Local Area Constrained Retiming	442
<i>R. Lu and C. Koh</i>	
A Novel Metric for Interconnect Architecture Performance.....	448
<i>P. Dasgupta, A. Kahng, and S. Muddu</i>	
6A: Platform Design and IP Reuse Methods	
<i>Moderators: R. Seepold, Carlos III de Madrid U, ES; T. Riesgo, UP Madrid, ES</i>	
Specification of Non-Functional Intellectual Property Components.....	456
<i>J. Zhu and W. Mong</i>	
Profile-Driven Selective Code Compression	462
<i>Y. Xie, W. Wolf, and H. Lekatsas</i>	
Design and Analysis of a Programmable Single-Chip Architecture for DVB-T Base-Band Receiver.....	468
<i>C. Pan, N. Bagherzadeh, A. Kamalizad, and A. Koohi</i>	
6B: Panel: Reconfigurable Computing — Different Perspectives	
<i>Organizer: W. Rosenstiel, Tuebingen U/FZI, DE</i>	
<i>Moderator: R. Lauwereins, IMEC, BE</i>	
<i>Panellists:</i>	
<i>I. Bolsens, Xilinx, US</i>	
<i>C. Rowen, Tensilica, US</i>	
<i>Y. Tanurhan, Actel, US</i>	
<i>K. Vissers, Chameleon Systems, US</i>	
<i>S. Wang, Axis Systems, US</i>	
Panel Statement.....	476

6C: Analogue and Defect-Oriented Testing

Moderators: R. Galivanche, Intel, US; A. Richardson, Lancaster U, UK

RF-BIST: Loopback Spectral Signature Analysis	478
<i>D. Lupea, U. Pursche, and H. Jentschel</i>	
Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation	484
<i>Z. Al-Ars, A. van de Goor, J. Braun, and D. Richter</i>	
On Modeling Cross-Talk Faults.....	490
<i>S. Zachariah, Y. Chang, S. Kundu, and C. Tirumurti</i>	
Techniques for Automatic on Chip Closed Loop Transfer Function Monitoring for Embedded Charge Pump Phase Locked Loops	496
<i>M. Burbidge, A. Richardson, and J. Tijou</i>	

6E: Energy Aware Software Techniques (Embedded Software Forum)

Moderators: J. Henkel, NEC, US; P. Marwedel, Dortmund U, DE

Pre-Characterization Free, Efficient Power/Performance Analysis of Embedded and General Purpose Software Applications.....	504
<i>V. Rapaka and D. Marculescu</i>	
Runtime Code Parallelization for On-Chip Multiprocessors.....	510
<i>M. Kandemir, W. Zhang, and M. Karakoy</i>	
SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on Multi-Processor Platforms.....	516
<i>P. Marchal, F. Catthoor, D. Bruni, L. Benini, J. Gomez, L. Piñuel, and H. Corporaal</i>	

6F: Interconnect Modelling and Signal Integrity

Moderators: L.M. Silveira, INESC ID/IST, PT; J.R. Phillips, Cadence, US

Modeling and Evaluation of Substrate Noise Induced by Interconnects.....	524
<i>F. Martorell, D. Mateo, and X. Aragonès</i>	
Model-Order Reduction Based on PRONY's Method.....	530
<i>M. Mansour and A. Mehrotra</i>	
Combined FDTD/Macromodel Simulation of Interconnected Digital Devices	536
<i>S. Grivet-Talocia, I. Stievano, F. Canavero, and I. Maio</i>	
Enhancing Signal Integrity through a Low-Overhead Encoding Scheme on Address Buses.....	542
<i>T. Lv, W. Wolf, J. Henkel, and H. Lekatsas</i>	

7A: System Level Simulation

Moderators: B.M. Al-Hashimi, Southampton U, UK; M. Rencz, TU Budapest, HU

Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer.....	550
<i>S. Yoo, I. Bacivarov, A. Bouchhima, Y. Paviot, and A. Jerraya</i>	
Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation.....	556
<i>W. Qin and S. Malik</i>	

Instruction Set Emulation for Rapid Prototyping of SoCs	562
<i>J. Schnerr, G. Haug, and W. Rosenstiel</i>	
7B: Design Space Exploration for Reconfigurable Computing	
<i>Moderators: P. Lysaght, Xilinx, US; S. Vernalde, IMEC, BE</i>	
Hardware/Software Design Space Exploration for a Reconfigurable Processor.....	570
<i>A. La Rosa, L. Lavagno, and C. Passerone</i>	
From C Programs to the Configure-Execute Model.....	576
<i>J. Cardoso and M. Weinhardt</i>	
FPGA-Based Implementation of a Serial RSA Processor.....	582
<i>A. Mazzeo, L. Romano, G. Saggese, and N. Mazzocca</i>	
7C: On-Line Testing and Self-Repair	
<i>Moderators: L. Bouzaida, STMicroelectronics, FR; A. Paschalis, Athens U, GR</i>	
Optimal Reconfiguration Functions for Column or Data-Bit Built-In Self-Repair.....	590
<i>M. Nicolaidis, N. Achouri, and S. Boutobza</i>	
Versatile High-Level Synthesis of Self-Checking Datapaths Using an On-Line Testability Metric.....	596
<i>P. Oikonomakos, M. Zwolinski, and B. Al-Hashimi</i>	
An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor.....	602
<i>M. Rebaudengo, M. Sonza Reorda, and M. Violante</i>	
High Speed and Highly Testable Parallel Two-Rail Code Checker.....	608
<i>M. Omaña, D. Rossi, and C. Metra</i>	
7E: Hot Topic: Safe Automotive Software Development (Embedded Software Forum)	
<i>Organizer/Moderator: R. Ernst, TU Braunschweig, DE</i>	
Safe Automotive Software Development.....	616
<i>K. Tindell, H. Kopetz, F. Wolf, and R. Ernst</i>	
7F: Mixed-Signal Design Techniques	
<i>Moderators: A. Kaiser, IEMN-ISEN, FR; T. Ifstroem, Robert Bosch GmbH, DE</i>	
Analysis and White-Box Modeling of Weakly Nonlinear Time-Varying Circuits.....	624
<i>P. Dobrovolný, G. Vandersteen, P. Wambacq, and S. Donnay</i>	
Linear Model-Based Error Identification and Calibration for Data Converters	630
<i>C. Wegener and M. Kennedy</i>	
Improved Design Methodology for High-Speed High-Accuracy Current Steering D/A Converters.....	636
<i>M. Albiol, J. González, and E. Alarcón</i>	
Behavioral Modeling and Simulation of a Mixed Analog/Digital Automatic Gain Control Loop in a 5 GHz WLAN Receiver.....	642
<i>W. Eberle, H. De Man, G. Vandersteen, P. Wambacq, G. Gielen, and S. Donnay</i>	

8A: Design Space Exploration

Moderators: H. Hsieh, UC Riverside, US; W. Kruijtzter, Philips, NL

Analytical Design Space Exploration of Caches for Embedded Systems.....	650
<i>A. Ghosh and T. Givargis</i>	
Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs.....	656
<i>V. Živkovic, E. Deprettere, E. de Kock, and P. van der Wolf</i>	
Design Space Exploration for a Wireless Protocol on a Reconfigurable Platform.....	662
<i>L. Vanzago, J. Cambonie, B. Bhattacharya, and L. Lavagno</i>	
A First Step Towards HW/SW Partitioning of UML Specifications.....	668
<i>W. Fornaciari, F. Salice, P. Micheli, and L. Zampella</i>	
Multi-Granularity Metrics for the Era of Strongly Personalized SOCs	674
<i>Y. Le Moullec, J. Diguët, J. Philippe, N. Ben Amor, and M. Abid</i>	

8B: Low Power Architectures

Moderators: W. Nebel, OFFIS/Oldenburg U, DE; J. Henkel, NEC, US

Energy Estimation for Extensible Processors	682
<i>Y. Fei, N. Jha, S. Ravi, and A. Raghunathan</i>	
Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures	688
<i>J. Hu and R. Marculescu</i>	
Chromatic Encoding: A Low Power Encoding Technique for Digital Visual Interface.....	694
<i>W. Cheng and M. Pedram</i>	
MRPF: An Architectural Transformation for Synthesis of High-Performance and Low-Power Digital Filter.....	700
<i>H. Choo, K. Roy, and K. Muhammad</i>	
Transport Protocol Optimization for Energy Efficient Wireless Embedded Systems.....	706
<i>D. Bertozzi, L. Benini, A. Raghunathan, and S. Ravi</i>	

8C: System-on-Chip Testing

Moderators: P. Harrod, ARM, UK; S. Shoukourian, VirageLogic International, AR

Low-Cost Software-Based Self-Testing of RISC Processor Cores.....	714
<i>N. Kranitis, A. Paschalis, G. Xenoulis, D. Gizopoulos, and Y. Zorian</i>	
A P1500-Compatible Programmable BIST Approach for the Test of Embedded Flash Memories.....	720
<i>P. Bernardi, M. Rebaudengo, M. Sonza Reorda, and M. Violante</i>	
Test Data Compression: The System Integrator's Perspective	726
<i>P. Gonciari, B. Al-Hashimi, and N. Nicolici</i>	
Time Domain Multiplexed TAM: Implementation and Comparison.....	732
<i>Z. Ebadi and A. Ivanov</i>	

Layout-Driven SOC Test Architecture Design for Test Time and Wire Length Minimization.....	738
<i>K. Goel and E. Marinissen</i>	
Delay Fault Testing of Core-Based Systems-On-A-Chip	744
<i>Q. Xu and N. Nicolici</i>	
8D: Synthesis and Analysis of Digital Circuits	
<i>Moderators: W. Kunz, Kaiserslautern U, DE; T. Villa, Udine U, IT</i>	
Reducing Multi-Valued Algebraic Operations to Binary.....	752
<i>J. Jiang, R. Brayton, and A. Mishchenko</i>	
Combination of Lower Bounds in Exact BDD Minimization.....	758
<i>R. Ebendt, W. Günther, and R. Drechsler</i>	
Implicit Resolution of the Chapman-Kolmogorov Equations for Sequential Circuits: An Application in Power Estimation.....	764
<i>A. Freitas and A. Oliveira</i>	
Performance-Directed Retiming for FPGAs Using Post-Placement Delay Information.....	770
<i>U. Seidl, F. Johannes, and K. Eckl</i>	
8E: Embedded System Architectures (Embedded Software Forum)	
<i>Moderators: W. Fornaciari, Politecnico di Milano, IT; T. Thurner, DaimlerChrysler Research, DE</i>	
Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology	778
<i>A. Agarwal, T. Vijaykumar, and K. Roy</i>	
Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation.....	784
<i>G. Surendra, S. Banerjee, and S. Nandy</i>	
On-Chip Stochastic Communication.....	790
<i>T. Dumitras and R. Marculescu</i>	
An Integrated Approach for Improving Cache Behavior.....	796
<i>G. Memik, A. Choudhary, M. Kandemir, and I. Kadayif</i>	
Rapid Configuration and Instruction Selection for an ASIP: A Case Study	802
<i>N. Cheung, S. Parameswaran, and J. Henkel</i>	
8F: Specification and Verification in Action	
<i>Moderators: W. Ecker, Infineon, DE; T. Kropf, Robert Bosch GmbH, DE</i>	
Local Search for Boolean Relations on the Basis of Unit Propagation.....	810
<i>Y. Novikov</i>	
Set Manipulation with Boolean Functional Vectors for Symbolic Reachability Analysis	816
<i>A. Goel and R. Bryant</i>	
Efficient Preimage Computation Using a Novel Success-Driven ATPG.....	822
<i>S. Sheng and M. Hsiao</i>	

Using Formal Techniques to Debug the AMBA System-On-Chip Bus Protocol.....	828
<i>A. Roychoudhury, T. Mitra, and S. Karri</i>	
Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions.....	834
<i>A. Ziv</i>	
9A: Hot Topic: RF Design Technology for Highly Integrated Communication Systems	
<i>Organizer/Moderator: R. Wittmann, Nokia, DE</i>	
<i>Speakers:</i>	
<i>J. Hartung, Cadence, DE</i>	
<i>H.-J. Wassener, Atmel, DE</i>	
<i>G. Tränkle, Infineon, DE</i>	
<i>M. Schröter, CEDIC, DE</i>	
Panel Statement.....	842
9B: Zoning Chip Estate	
<i>Moderators: C. Sechen, Washington U, US; I. Markov, Michigan U, US</i>	
Power/Ground Mesh Area Optimization Using Multigrid-Based Technique.....	850
<i>K. Wang and M. Marek-Sadowska</i>	
A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees.....	856
<i>S. Wai, E. Young, and C. Chu</i>	
Crosstalk Reduction in Area Routing.....	862
<i>R. Smey, P. Madden, and B. Swartz</i>	
Area Fill Generation with Inherent Data Volume Reduction.....	868
<i>Y. Chen, A. Kahng, Y. Zheng, G. Robins, and A. Zelikovsky</i>	
9C: Panel: Transaction Based Design:	
Another Buzzword or the Solution to a Design Problem?	
<i>Organizer: H.-J. Schlebusch, Synopsys, DE</i>	
<i>Moderator: G. Smith, Gartner Dataquest, US</i>	
<i>Panellists:</i>	
<i>D. Sciuto, Politecnico di Milano, IT</i>	
<i>D. Gajski, UC Irvine, US</i>	
<i>C. Mielenz, Infineon Technologies, DE</i>	
<i>C.K. Lennard, ARM, UK</i>	
<i>F. Ghenassia, STMicroelectronics, FR</i>	
<i>S. Swan, Cadence, US</i>	
<i>J. Kunkel, Synopsys, US</i>	
Panel Statement.....	876

9D: Trust in SAT-Based Verification?

Moderators: R. Drechsler, Bremen U, DE; C. Pixley, Synopsys, US

Validating SAT Solvers Using an Independent Resolution-Based Checker: Practical Implementations and other Applications	880
<i>L. Zhang and S. Malik</i>	
Verification of Proofs of Unsatisfiability for CNF Formulas	886
<i>E. Goldberg and Y. Novikov</i>	
A Circuit SAT Solver with Signal Correlation Guided Learning.....	892
<i>F. Lu, L. Wang, K. Cheng, and R. Huang</i>	
Improving SAT-Based Bounded Model Checking by Means of BDD-Based Approximate Traversals.....	898
<i>G. Cabodi, S. Nocco, and S. Quer</i>	

9E: Transformations for Real-Time Software (Embedded Software Forum)

Moderators: L. Thiele, ETH Zurich, CH; Z. Peng, Linköping U, SE

Generalized Data Transformations for Enhancing Cache Behavior.....	906
<i>V. De La Luz, M. Kandemir, I. Kadayif, and U. Sezer</i>	
Software Streaming via Block Streaming	912
<i>P. Kuacharoen, V. Mooney, and V. Madiseti</i>	
Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems.....	918
<i>Y. Zhang and K. Chakrabarty</i>	

9F1: Synthesis Tools for Asynchronous Circuits

Moderators: M. Renaudin, TIMA Laboratory, FR; A. Koelmans, Newcastle U, UK

Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design.....	926
<i>A. Madalinski, A. Bystrov, V. Khomenko, and A. Yakovlev</i>	
STG Optimisation in the Direct Mapping of Asynchronous Circuits	932
<i>D. Sokolov, A. Bystrov, and A. Yakovlev</i>	

9F2: Collaborative Design and WWW-Based Tools

Moderators: T.J. Kazmierski, Southampton U, UK; W. Mueller, C-LAB Paderborn, DE

Ubiquitous Access to Reconfigurable Hardware: Application Scenarios and Implementation Issues	940
<i>L. Indrusiak, F. Lubitz, R. Reis, and M. Glesner</i>	
Dynamic Tool Integration in Heterogeneous Computer Networks	946
<i>H. Eikerling, W. Mueller, T. Schattkowsky, and J. Wegner</i>	

10A: Performance Optimisation in Hardware/Software Codesign	
<i>Moderators: J. Madsen, TU Denmark, DK; F. Rousseau, TIMA Laboratory, FR</i>	
Layered, Multi-Threaded, High-Level Performance Design	954
<i>A. Cassidy, J. Paul, and D. Thomas</i>	
A Co-Design Methodology for Energy-Efficient Multi-Mode Embedded Systems with Consideration of Mode Execution Probabilities.....	960
<i>M. Schmitz, B. Al-Hashimi, and P. Eles</i>	
Processor/Memory Co-Exploration on Multiple Abstraction Levels	966
<i>G. Braun, A. Wieferink, O. Schliebusch, R. Leupers, and H. Meyr, and A. Nohl</i>	
10B: Dynamic Resource Management for Reconfigurable Systems	
<i>Moderators: Y. Tanurhan, Actel, US; C. Passerone, Politecnico di Torino, IT</i>	
Run-Time Management of Logic Resources on Reconfigurable Systems.....	974
<i>M. Gericota, G. Alves, M. Silva, and J. Ferreira</i>	
Managing a Reconfigurable Processor in a General Purpose Workstation Environment.....	980
<i>M. Dales</i>	
Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-On-Chip.....	986
<i>J. Mignolet, V. Nollet, P. Coene, S. Vernalde, D. Verkest, and R. Lauwereins</i>	
10C: Advances in Test Pattern Generation	
<i>Moderators: S. Kundu, Intel, US; B. Straube, FhG IIS/EAS Dresden, DE</i>	
RTL Test Pattern Generation for High Quality Loosely Deterministic BIST	994
<i>M. Santos, J. Fernandes, I. Teixeira, and J. Teixeira</i>	
A New Approach to Test Generation and Test Compaction for Scan Circuits.....	1000
<i>I. Pomeranz and S. Reddy</i>	
Fully Automatic Test Program Generation for Microprocessor Cores	1006
<i>F. Corno, G. Cumani, M. Sonza Reorda, and G. Squillero</i>	
On the Characterization of Hard-To-Detect Bridging Faults.....	1012
<i>I. Pomeranz, S. Reddy, and S. Kundu</i>	
10D: Analogue and Digital Simulation	
<i>Moderators: M. Zwolinski, Southampton U, UK; P. Schwarz, FhG IIS/EAS Dresden, DE</i>	
The Power Grid Transient Simulation in Linear Time Based on 3D Alternating-Direction-Implicit Method.....	1020
<i>Y. Lee and C. Chen</i>	
Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching	1026
<i>Z. Wang and J. Zhu</i>	
A Fast Algorithm for the Layout Based Electro-Thermal Simulation.....	1032
<i>M. Rencz, V. Székely, and A. Poppe</i>	

Platform Based Testbench Generation.....	1038
<i>R. Henftling, M. Bauer, M. Zambaldi, A. Zinn, and W. Ecker</i>	
10E: Low Power Software (Embedded Software Forum)	
<i>Moderators: M. Miranda, IMEC, BE; F. Fallah, Fujitsu, US</i>	
Software Architectural Transformations: A New Approach to Low Energy Embedded Software.....	1046
<i>T. Tan, A. Raghunathan, and N. Jha</i>	
Dynamic Functional Unit Assignment for Low Power.....	1052
<i>S. Haga, N. Reeves, R. Barua, and D. Marculescu</i>	
Implementation and Evaluation of an On-Demand Parameter-Passing Strategy for Reducing Energy	1058
<i>M. Kandemir, W. Zhang, and I. Kolcu</i>	
Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors.....	1064
<i>D. Nicolaescu, A. Veidenbaum, and A. Nicolau</i>	
10F: Application Specific Memory Synthesis	
<i>Moderators: R. Hermida, Madrid Complutense U, ES; P. Eles, Linköping U, SE</i>	
Layer Assignment Techniques for Low Energy in Multi-Layered Memory Organisations	1070
<i>E. Brockmeyer, M. Miranda, F. Catthoor, and H. Corporaal</i>	
Mesh Partitioning Approach to Energy Efficient Data Layout.....	1076
<i>S. Hettiaratchi and P. Cheung</i>	
On-Chip Stack Based Memory Organization for Low Power Embedded Architectures	1082
<i>M. Mamidipaka and N. Dutt</i>	

Poster Sessions

4P: CAD for Analogue Design, Design Methodologies and Physical Design

Figure of Merit Based Selection of A/D Converters	1090
<i>M. Vogels and G. Gielen</i>	
XBM2PLA: A Flexible Synthesis Tool for Extended Burst Mode Machines.....	1092
<i>O. Kraus and M. Padeffke</i>	
Multithreaded Synchronous Data Flow Simulation.....	1094
<i>J. Kin and J. Pino</i>	
PLFire: A Visualization Tool for Asynchronous Phased Logic Designs.....	1096
<i>K. Fazel, M. Thornton, and R. Reese</i>	
Extraction of Piecewise-Linear Analog Circuit Models from Trained Neural Networks Using Hidden Neuron Clustering	1098
<i>S. Doboli, G. Gothoskar, and A. Doboli</i>	
Simulation and Analysis of Embedded DSP Systems Using MASIC Methodology	1100
<i>A. Deb, J. Öberg, and A. Jantsch</i>	
A Custom-Cell Identification Method for High-Performance Mixed Standard/Custom-Cell Designs	1102
<i>J. Lo, W. Kuo, T. Hwang, and A. Wu</i>	
Hierarchical Global Floorplacement Using Simulated Annealing and Network Flow Area Migration.....	1104
<i>W. Choi and K. Bazargan</i>	
LIT — An Automatic Layout Generation Tool for Trapezoidal Association of Transistors for Basic Analog Building Blocks.....	1106
<i>A. Girardi and S. Bampi</i>	
Symbolic Analysis of Nonlinear Analog Circuits.....	1108
<i>A. Manthe, Z. Li, R. Shi, and K. Mayaram</i>	
Improved Time Domain Simulation of Optical Multimode Intrasystem Interconnects.....	1110
<i>J. Gerling, O. Stübbe, J. Schrage, G. Mrozynski, and J. Teich</i>	
A New Crosstalk Noise Model for DOMINO Logic Circuits.....	1112
<i>S. Choi and K. Roy</i>	
Modeling Noise Transfer Characteristic of Dynamic Logic Gates.....	1114
<i>L. Ding and P. Mazumder</i>	

5P: Reconfigurable Computing and Systems Design

Heterogeneous Programmable Logic Block Architectures	1118
<i>A. Koorapaty, V. Chandra, K. Tong, C. Patel, L. Pileggi, and H. Schmit</i>	
An Industrial/Academic Configurable System-On-Chip Project (CSoC): Coarse-Grain XPP-/Leon-Based Architecture Integration.....	1120
<i>J. Becker, A. Thomas, M. Vorbach, and V. Baumgarte</i>	

Development of a Tool-Set for Remote and Partial Reconfiguration of FPGAs	1122
<i>F. Moraes, D. Mesquita, J. Palma, L. Möller, and N. Calazans</i>	
Mapping Applications to an FPFA Tile.....	1124
<i>M. Rosien, Y. Guo, G. Smit, and T. Krol</i>	
Load Distribution with the Proximity Congestion Awareness in a Network On Chip	1126
<i>E. Nilsson, M. Millberg, J. Öberg, and A. Jantsch</i>	
Micro-Network for SoC: Implementation of a 32-Port <i>SPIN</i> Network.....	1128
<i>A. Andriahantenaina and A. Greiner</i>	
A Fully Self-Timed Bit-Serial Pipeline-Architecture for Embedded Systems	1130
<i>A. Rettberg, M. Zanella, C. Bobda, and T. Lehmann</i>	
Library Functions Timing Characterization for Source-Level Analysis	1132
<i>C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto</i>	
G-MAC: An Application-Specific MAC/Co-Processor Synthesizer	1134
<i>A. Chang, W. Kuo, T. Hwang, and A. Wu</i>	
Power Constrained High-Level Synthesis of Battery Powered Systems	1136
<i>S. Nielsen and J. Madsen</i>	
PARLAK: Parametrized Lock Cache Generator	1138
<i>B. Akgul and V. Mooney</i>	
A Secure Web-Based Framework for Electronic System Level Design.....	1140
<i>T. Kazmierski and X. Yang</i>	
6P: Low Power Design and Estimation, Verification and Testing	
Background Data Organisation for the Low-Power Implementation in Real-Time of a Digital Audio Broadcast Receiver on a SIMD Processor	1144
<i>P. Op de Beeck, C. Ghez, E. Brockmeyer, M. Miranda, F. Catthoor, and G. Deconinck</i>	
Compiler Support for Reducing Leakage Energy Consumption.....	1146
<i>W. Zhang, M. Kandemir, N. Vijaykrishnan, M. Irwin, and V. De</i>	
An Analytical Model for Predicting the Remaining Battery Capacity of Lithium-Ion Batteries	1148
<i>P. Rong and M. Pedram</i>	
Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems.....	1150
<i>J. Luo, N. Jha, and L. Peh</i>	
Decomposition of Extended Finite State Machine for Low Power Design	1152
<i>M. Lee, T. Hwang, and S. Huang</i>	
Equisolvability of Series vs. Controller's Topology in Synchronous Language Equations	1154
<i>N. Yevtushenko, T. Villa, R. Brayton, A. Sangiovanni-Vincentelli, and A. Petrenko</i>	
Using RTL Statespace Information and State Encoding for Induction Based Property Checking.....	1156
<i>M. Wedler, D. Stoffel, and W. Kunz</i>	

Combining Simulation and Guided Traversal for the Verification of Concurrent Systems	1158
<i>E. Pastor and M. Peña</i>	
Selectively Clocked CMOS Logic Style for Low-Power Noise-Immune Operations in Scaled Technologies	1160
<i>N. Sirisantana and K. Roy</i>	
Self-Testing Embedded Checkers for Bose-Lin, Bose, and a Class of Borden Codes.....	1162
<i>S. Tarnick</i>	
Non-Intrusive Concurrent Error Detection in FSMs through State/Output Compaction and Monitoring via Parity Trees	1164
<i>P. Drineas and Y. Makris</i>	
7P: System Level Design and Specification and Testing Techniques	
SAT-Based Techniques in System Synthesis.....	1168
<i>C. Haubelt, J. Teich, R. Feldmann, and B. Monien</i>	
Refinement of Mixed-Signal Systems with SystemC.....	1170
<i>C. Grimm, C. Meise, W. Heupke, and K. Waldschmidt</i>	
Polychrony for Refinement-Based Design.....	1172
<i>J. Talpin, P. Le Guernic, S. Shukla, R. Gupta, and F. Doucet</i>	
Automatic Generation of Simulation Monitors from Quantitative Constraint Formula.....	1174
<i>X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe</i>	
Consequences of RAM Bitline Twisting for Test Coverage.....	1176
<i>I. Schanstra and J. van de Goor</i>	
An Approach to the Classification of Mixed-Signal Circuits in a Pseudorandom Testing Scheme.....	1178
<i>F. Corsi, C. Marzocca, and G. Matarrese</i>	
Test Generation for Acyclic Sequential Circuits with Single Stuck-At Fault Combinational ATPG.....	1180
<i>H. Ichihara and T. Inoue</i>	
Comparison of Test Pattern Decompression Techniques.....	1182
<i>O. Novák</i>	
Evolutionary Optimization of Markov Sources for Pseudo Random Scan BIST.....	1184
<i>I. Polian, B. Becker, and S. Reddy</i>	
Test Data Compression Based on Output Dependence	1186
<i>I. Pomeranz and S. Reddy</i>	
A Unified Approach for SOC Testing Using Test Data Compression and TAM Optimization.....	1188
<i>V. Iyengar, A. Chandra, S. Schweizer, and K. Chakrabarty</i>	
Author Index	1191

DATE 2003 Executive Committee



GENERAL CHAIR
Diederik Verkest
IMEC, Leuven, BE



PROGRAM CHAIR
Norbert Wehn
Kaiserslautern U, DE



VICE CHAIR AND SPECIAL
SESSIONS
Joan Figueras
UP Catalunya, Barcelona, ES



VICE PROGRAM CHAIR &
TUTORIALS
Georges Gielen
KU Leuven, BE



PAST CHAIR AND FINANCE
CHAIR
Jose Epifanio da Franca
ChipIdea, Lisbon, PT



PAST PROGRAM CHAIR
Carlos Delgado Kloos
U Carlos III Madrid, ES



DESIGNERS' FORUM
Donatella Sciuto
Politecnico di Milano, IT



EXHIBITION PROGRAM
Rudy Lauwereins
IMEC, Leuven, BE



HANDS-ON TUTORIALS
Eugenio Villar
Cantabria U, ES



AUDIO VISUAL
Udo Kebschull
Leipzig U, DE



POSTERS
Bart Kienhuis
LIACS, NL



ELECTRONIC REVIEW
Wolfgang Müller
Paderborn U, DE



AMBIENT INTELLIGENCE
DAY
Menno Lindwer
Philips, Eindhoven, NL



AMBIENT INTELLIGENCE
DAY
Twan Basten
TU Eindhoven, NL



RECONFIGURABLE
COMPUTING DAY
Wolfgang Rosenstiel
FZI/Tuebingen U, DE



FRINGE MEETINGS
Enrico Macii
Politecnico di Torino, IT



UNIVERSITY BOOTH
Carsten Schulz-Key
Tuebingen U, DE



PROCEEDINGS
Juergen Teich
Erlangen-Nuremberg U. DE



UNIVERSITY BOOTH
Juergen Ruf
Tuebingen U, DE



PCB SYMPOSIUM
Carsten Elgert
Mentor Graphics, DE



AWARDS, ESF & DATE REP.
AT DAC
Ahmed Jerraya
TIMA, Grenoble, FR



PUBLICITY
Bernard Courtois
TIMA, Grenoble, FR



TRAVEL GRANTS
Marta Rencz
TU Budapest, HU



PRESS LIAISON
Fred Santamaria
Infotest, Paris, FR



EDAA REP. & DATE REP. AT
ASPDAC
Peter Marwedel
Dortmund U, DE



VENDORS CHAIR
Wes Ryder
Mentor Graphics, Newbury,
UK



DAC REPRESENTATIVE
Bryan Ackland
 Agere Systems, Holmdel, US



IEEE REPRESENTATIVE
Yervant Zorian
 Virage Logic, US



ASPDAC REPRESENTATIVE
Tokinori Kozawa
 Starc, JP



ICCAD REPRESENTATIVE
Rolf Ernst
 TU Braunschweig, DE



EDA CONSORTIUM
 REPRESENTATIVE
Larry Eberle
 Synopsys, US



EDA CONSORTIUM
 REPRESENTATIVE
Pamela Parrish
 EDA Consortium, US



LOCAL ARRANGEMENTS
Volker Dueppe
 Siemens, Munich, DE



EXHIBITION MANAGER
Andrew Porter
 EDA, London, UK



EVENT MANAGER
Gordon Adshead
 MDT, UK



EXHIBITION
 SECRETARIAT
Jeremy Kenyon
 EDA, London, UK



CONFERENCE
 SECRETARIAT
Sue Menzies
 European Conferences
 Edinburgh, UK

Technical Program Chairs



SYSTEM DESIGN METHODS
Luciano Lavagno
Politecnico di Torino, IT



SYSTEM DESIGN METHODS
Wido Kruijtzer
Philips, NL



ANALOGUE & MIXED A/D SYSTEMS
Piet Wambacq
IMEC, BE



ANALOGUE & MIXED A/D SYSTEMS
Andreas Kaiser
IEMN-ISEN, FR



DESIGN OF LOW POWER SYSTEMS
Wolfgang Nebel
Oldenburg U & OFFIS, DE



DESIGN OF LOW POWER SYSTEMS
Massoud Pedram
Southern California U, US



PLATFORM DESIGN
Ralf Seepold
Carlos III de Madrid U, ES



PLATFORM DESIGN
Teresa Riesgo
UP Madrid, ES



RECONFIGURABLE COMPUTING
Wolfgang Rosenstiel
FZI/Tuebingen U, DE



RECONFIGURABLE COMPUTING
Kurt Keutzer
UC Berkeley, US



SYNCHRONIZATION METHODS
Marc Renaudin
TIMA, Grenoble, FR



SYNCHRONIZATION METHODS
Rajit Manohar
Cornell U, US



MULTIPROCESSOR & NETWORKS ON CHIP
Ahmed Jerraya
TIMA, Grenoble, FR



MULTIPROCESSOR & NETWORKS ON CHIP
Giovanni De Micheli
Stanford U, US




SYSTEM LEVEL
SPECIFICATION
Carlos Delgado Kloos
Carlos III de Madrid U, ES



SYSTEM LEVEL
SPECIFICATION
Axel Jantsch
Royal Inst. of Technology, SE



REAL-TIME EMBEDDED
SYSTEMS
Zebo Peng
Linköping U, SE



REAL-TIME EMBEDDED
SYSTEMS
Lothar Thiele
ETHZ, CH



SIMULATION & EMULATION
Bashir M. Al-Hashimi
Southampton U, UK



SIMULATION &
EMULATION
Peter Schwarz
FhG IIS/EAS Dresden, DE



HW/SW CODESIGN
Rajesh Gupta
UC Irvine, US



HW/SW CODESIGN
Jan Madsen
TU Denmark, DK



ARCHITECTURAL
SYNTHESIS
Nikil Dutt
UC Irvine, US



ARCHITECTURAL
SYNTHESIS
Ed Deprettere
Leiden U, NL



LOGIC & FSM SYNTHESIS
Arlindo M. Oliveira
IST-INESC, PT



LOGIC & FSM SYNTHESIS
Wolfgang Kunz
Kaiserslautern U, DE



PHYSICAL DESIGN &
VERIFICATION
Ralph Otten
TU Eindhoven, NL



PHYSICAL DESIGN &
VERIFICATION
Frank Johannes
TU Munich, DE



CAD FOR ANALOG
Helmut Graeb
 TU Munich, DE



CAD FOR ANALOG
Agnieszka Konczykowska
 Alcatel R&I, FR



INTERCONNECT, EMC &
 PACKAGING
Luis Miguel Silveira
 TU Lisbon, PT



INTERCONNECT, EMC &
 PACKAGING
Uwe Feldman
 Infineon, DE



FORMAL VERIFICATION
Carl Pixley
 Synopsys, Portland, US



FORMAL VERIFICATION
Thomas Kropf
 Bosch, DE



COLLABORATIVE DESIGN
Tom Kazmierski
 Southampton U, UK



COLLABORATIVE
 DESIGN
Franc Brglez
 North Carolina State U, US



POWER ESTIMATION &
 OPTIMIZATION
Enrico Macii
 Politecnico di Torino, IT



POWER ESTIMATION &
 OPTIMIZATION
Kaushik Roy
 Purdue U, US



DEFECT BASED TESTING
Michel Renovell
 LIRMM, FR



DEFECT BASED TESTING
Jose Pineda
 Philips, NL



ANALOG & MIXED SIGNAL
 TEST
Jose Luis Huertas
 CNM-IMSE, Seville, ES



ANALOG & MIXED
 SIGNAL TEST
Bozena Kaminska
 Fluence Technology, US



TEST GENERATION
Joao Paolo Teixeira
IST/Lisboa U, PT



TEST GENERATION
Christian Landrault
LIRMM, FR



BIST & DFT
Alex Orailoglu
UC San Diego, US




BIST & DFT
Paolo Prinetto
Politecnico di Torino, IT



TEST PARTITIONING & SoC
TEST
Yervant Zorian
Virage Logic, US



TEST PARTITIONING &
SoC TEST
Dimitris Gizopoulos
Piraeus U, GR



FIELD & ON-LINE TESTING
Michael Nicolaidis
iRoC Technologies, FR



FIELD & ON-LINE
TESTING
Dhiraj Pradhan
Bristol U, UK

Vendors Committee

Wesley Ryder — Mentor Graphics, UK (Chair)
Rudy Lauwereins — IMEC, BE (Chair Exhibition Program)

Herman Beke Adelante Tech, Leuven, BE

Karen Copson Cadence Design Systems, UK

Peter Denyer Sun Microsystems, US

Larry Eberle Synopsys, US

Carsten Elgert Mentor Graphics, DE

Wolfgang Nebel Chipvision Design Systems, DE

Pamela Parrish EDA Consortium, US

Andrew Porter EDA, UK

DATE Sponsor Committee



CHAIR AND EDAA CHAIR
Peter Marwedel
Dortmund U, DE



EDAA FINANCE CHAIR
Herman Beke
Adelante Technology, BE



IEEE COMPUTER SOCIETY
TW Williams
Synopsys, US



IEEE COMPUTER SOCIETY
Yervant Zorian
Virage Logic, US



RAS
Alex Stempkovsky
Russian Academy of Science,
RU



ECSI
Jean Mermet
ECSI, FR



ACM-SIGDA
Jim Cohoon
U Virginia, US



AUDIT CHAIR
Volker Dueppe
Munich, DE

EDA CONSORTIUM — Larry Eberle, Synopsys, US & Pamela Parrish, EDA Consortium, US

Technical Program Committee

Bashir M. Al-Hashimi, Southampton U, UK
Gustavo Alves, ISEPPT
Daniel Auvergne, LIRMM, FR
Florence Azais, LIRMM, FR
Adnan Aziz, Texas U, US
M. Balakrishnan, IIT, Delhi, IN
Twan Basten, TU Eindhoven, NL
Juergen Becker, Karlsruhe U, DE
Luca Benini, Bologna U, IT
Alfredo Benso, Politecnico di Torino, IT
Reinaldo A. Bergamaschi, IBM, US
Michel Berkelaar, Magma Design Automation, NL
Gerard Berry, INRIA, FR
Shuvra S. Bhattacharyya, Maryland U, US
Allesandro Bogliolo, Urbino U, IT
Massimo Bombana, Siemens ICN, IT
Dominique Borriane, IMAG, FR
Andreas Both, Motorola, DE
Franc Brglez, North Carolina State U, US
Randal E. Bryant, Carnegie Mellon U, US
Klaus Buchenrieder, Infineon, DE
Paolo Camurati, Politecnico di Torino, IT
Flavio Canavero, Politecnico di Torino, IT
Juan-Antonio Carballo, IBM, US
Marco Carilli, STMicroelectronics, FR
Gunnar Carlsson, Ericsson Radio Systems, SE
Johan Catryssee, KHBO, BE
Krishnendu Chakrabarty, Duke U, US
Sreejit Chakravarty, Intel, US
Victor Champac, INAOE-Electronica, MX
Abhijit Chatterjee, Gatech, US
M.R.V. Chaudron, TU Eindhoven, NL
Kuang-Chien Cheng, Verplex Systems, US
Peter Y.K. Cheung, Imperial College London, UK
Vivek Chickermane, IBM, US
Kyoung Choi, Seoul National U, KR
Osvaldo Colavin, STMicroelectronics, US
Massimo Conti, Ancona U, IT
Marcello Coppola, STMicroelectronics, IT

Bernard Courtois, TIMA Laboratory, FR
Jan Craninckx, Alcatel, BE
Walter Daems, KU Leuven, BE
Carl Das, IMEC, BE
Ali Dasdan, Synopsys, US
John F. Dawson, York U, UK
Giovanni De Micheli, Stanford U, US
Carlos Delgado Kloos, Carlos III de Madrid U, ES
Ed Deprettere, LIACS, NL
David Dill, Stanford U, US
Alex Doboli, SUNY, US
Rolf Drechsler, Siemens, DE
Nikil Dutt, UC Irvine, US
Wolfgang Ecker, Infineon, DE
Martyn Edwards, UMIST, UK
Stephen A. Edwards, Columbia U, US
Hossam El Gindy, New South Wales U, AU
Petru Eles, Linkoping U, SE
Ibrahim Elfadel, IBM, US
Peeter Ellervee, TU Tallinn, EE
Rolf Ernst, TU Braunschweig, DE
Hans Eveking, TU Darmstadt, DE
Peter Feldmann, IBM, US
Uwe Feldmann, Infineon, DE
Francisco V. Fernandez, IMSE CNM, ES
Milagros Fernandez, Centeno, UCM, ES
Franco Fiori, Politecnico di Torino, IT
Limor Fix, Intel, IL
Marie-Lise Flottes, LIRMM, FR
William Fornaciari, Politecnico di Milano, IT
Norbert Fristacky, Slovak Technical U, SK
Paul Fugger, Infineon, AT
Hideo Fujiwara NAIST, JP
Franco Fummi, Verona U, IT
Pierangelo Garino, TILAB, IT
Jim Garside, Manchester U, UK
Catherine Gebotys, Waterloo U, CA
Daniel Geist, IBM, IS
Vassilios Gerousis, Infineon, DE

Georges Gielen, KU Leuven, BE
 Ran Ginosar, Technion, IL
 Paulo Giusto, Cadence, US
 Dimitris Gizopoulos, Piraeus U, GR
 Wolfram Glauert, Erlangen U, DE
 Manfred Glesner, TU Darmstadt, DE
 Michael Goessel, Potsdam U, DE
 Helmut Graeb, TU Munich, DE
 Miltos Grammatikakis, ISD, GR
 Werner Grass, Passau U, DE
 Guido Gronthoud, Philips, NL
 Herbert Gruenbacher, Carinthia Tech. Inst., AT
 Rajesh Gupta, UC Irvine, US
 Sandeep Gupta, Southern California U, US
 David Harris, Harvey Mudd Coll, US
 Ian Harris, Massachusetts U, US
 Peter Harrod, ARM, UK
 Reiner Hartenstein, Kaiserslautern U, DE
 Takashi Hasegawa, Fujitsu, US
 Soha Hassoun, Tufts U, US
 Kazumi Hatayama, Hitachi, JP
 Lars Hedrich, Hannover U, DE
 Christoph Heer, Infineon, DE
 Sybille Hellebrand, Innsbruck U, AT
 Jeremy Hendy, Symbionics, UK
 Joerg Henke, NEC, US
 Klaus Hering, TU Chemnitz, DE
 Roman Hermida, Madrid Complutense U, ES
 Payam Heydari, UC Irvine, US
 Hiromi Hiraishi, Kyoto Sangyo U, JP
 Mokhtar Hirech, Synopsys, US
 Peter Hofstee, IBM, US
 Nuno Horta, IST INESC, PT
 Harry Hsieh, UC Berkeley, US
 Sharon Hu, Notre Dame U, US
 Jose Luis Huertas, IMSE CNM, ES
 Ed Huijbregts, Magma, NL
 Sorin Huss, TU Darmstadt, DE
 Paolo Ienne, EPFL, CH
 Thomas Ifstroem, Bosch, DE
 Andre Ivanov, British Columbia U, CA
 Kazuhiko Iwasaki, Tokyo Metropolitan U, JP
 Margarida F. Jacome, U Texas at Austin, US

Joern W. Janneck, UC Berkeley, US
 Axel Jantsch, Royal Institute of Technology, SE
 Ahmed, Jerraya, TIMA Laboratory, FR
 Frank M. Johannes, TU Munich, DE
 Werner John, FhG Berlin, DE
 Hilary Kahn, Manchester U, UK
 Andreas Kaiser, ISEN, FR
 Philippe Kajfasz, Thales, FR
 Bozena Kaminska, Fluence Technology, US
 Ramesh Karri, Polytechnic U Brooklyn, US
 Tom Kazmierski, Southampton U, UK
 Udo Kebschull, Leipzig U, DE
 Kurt Keutzer, UC Berkeley, US
 David Kinniment, Newcastle U, UK
 Bernd Kleinjohann, Paderborn U/C-LAB, DE
 Guenter Knittel, Tuebingen U, DE
 Andreas Koch, TU Braunschweig, DE
 Gernot Koch, Bridges2silicon, US
 Michael Koch, FH Stralsund, DE
 Cheng-Kok Koh, Purdue U, US
 Agnieszka Konczykowska, Alcatel R&I, FR
 Thomas Kropf, Motorola, US
 Wido Kruijtzter, Philips Research, NL
 Bram Kruseman, Philips, NL
 Sandip Kundu, Intel, US
 Wolfgang Kunz, Kaiserslautern U, DE
 Parag Lala, Arkansas U, US
 Christian Landrault, LIRMM, FR
 Rudy Lauwereins, IMEC, BE
 Luciano Lavagno, Udine U, IT
 Domine Leenaerts, Philips Research, NL
 Katarzyna Leijten-Nowak, Philips, NL
 Rainer Leupers, RWTH Aachen, DE
 Regis Leveugle, TIMA Laboratory, FR
 Oz Levia, Improv Systems, US
 Jens Lienig, Bosch, DE
 Menno Lindwer, Philips, NL
 Monica Lobetti-Bodoni, Siemens, IT
 Juan Carlos Lopez, Castilla-La Mancha U, ES
 Veikko Loukusa, Nokia Mobile Phones, FI
 Daniel Luca, MIT, US
 Patrick Lysaght, Xilinx, US
 Fadi Maamari, Logic Vision, US

Enrico Macii, Politecnico di Torino, IT	Rajendran Panda, Motorola, US
Jan Madsen, TU Denmark, DK	Sri Parameswaran, Queensland U, AU
Reinhard Maenner, Mannheim U, DE	Antonis Paschalis, Athens U, GR
Kenneth Mandl, Teradyne, US	Robert Pasko, IMEC, BE
Hans Manhaeve, Q-Star Test, BE	Claudio Passerone, Politecnico di Torino, IT
Rajit Manohar, Cornell U, US	Adam Pawlak, ITE/SUT, PL
Diana Marculescu, Carnegie Mellon U, US	Massoud Pedram, Southern California U, US
Eric Jan Marinissen, Philips, NL	Zebo Peng, Linkoping U, SE
Igor Markov, Michigan U, US	Alexander Perry, Kansas U, US
Grant Martin, Cadence, US	Frederic Petrot, UPMC, FR
Natividad Martinez Madrid, FZI Karlsruhe, DE	Joel Phillips, Cadence, US
Hiroo Masuda, STARC, JP	Stanislaw Piestrak, TU Wroclaw, PL
Peter Maxwell, Agilent, US	Christian Piguet, CSEM, CH
Ken McMillan, Cadence, US	Jose Pineda, Philips, NL
Fernando Medeiro, IMSE CNM, ES	Peter Pirsch, Hannover U, DE
Renu Mehra, Synopsys, US	Carl Pixley, Synopsys, DE
Thomas F. Melham, Glasgow U, UK	Jean Michel Portal, L2MP-Polytech, FR
Cecilia Metra, Bologna U, IT	Dhiraj Pradhan, Bristol U, UK
H. Meyr, RWTH Aachen, DE	Paolo Prinetto, Politecnico di Torino, IT
Shinichi Minato, NTT, JP	Martin Radetzki, Sci-Worx GmbH, DE
Miguel Miranda, IMEC, BE	Franz Rammig, Paderborn U, DE
Yukiya Miura, Tokyo Metropolitan U, JP	Marc Renaudin, IMAG, FR
Vincent Mooney, Gatech, US	Marta Rencz, TU Budapest, HU
Imed Moussa, Arexsys, FR	Michel Renovell, LIRMM, FR
Klaus Mueller-Glaser, Karlsruhe U, DE	Annette Reutter, Bosch, DE
Peter Muhmenthaler, Infineon, DE	Andrew Richardson, Lancaster U, UK
Tamal Mukherjee, CMU, US	Teresa Riesgo, Madrid U, ES
Irina Munteanu, PU Bucharest, RO	Josep Rius, UP Catalunya, ES
Kazuaki Murakami, Kyushu U, JP	Rosa Rodriguez, UP Catalunya, ES
Rajeev Murgai, UC Santa Barbara, US	Angel Rodriguez-Vazquez, IMSE CNM, ES
Vijay Narayanan, Pennsylvania State U, US	Franz Roessler, Melexis, DE
Wolfgang Nebel, OFFIS, DE	Wolfgang Rosenstiel, FZI/Tuebingen U, DE
Michael Nicolaidis, iRoC Technologies, FR	Frederic Rousseau, TIMA Laboratory, FR
Nicola Nicolici, McMaster U, CA	Bruno Rouzeyre, LIRMM, FR
Dimitris Nikolos, Patras U, GR	Chris Rowen, Tensilica, US
Pascal Nouet, LIRMM, FR	Kaushik Roy, Purdue U, US
Jari Nurmi, TU Tampere, FI	Adoracion Rueda, IMSE CNM, ES
Hermann Obermeir, Infineon, DE	Rob Rutenbar, Carnegie Mellon U, US
Arlindo Oliveira, INESC, PT	Pablo Sanchez, Cantabria U, ES
Hidetoshi Onodera, Kyoto U, JP	Alberto Sangiovanni-Vincentelli, UC Berkeley, US
Tobias Oppold, Tuebingen U, DE	Gabriele Saucier, Design & Reuse, FR
Alex Orailoglu, UC San Diego, US	Patrick Schaumont, UCLA, US
Ralph Otten, TU Eindhoven, NL	Peter Schwarz, FhG IIS/EAS Dresden, DE

Robert Schwencker, Infineon, DE	Vivek Tiwari, Intel, US
Donatella Sciuto, Politecnico di Milano, IT	Lionel Torres, LIRMM, FR
Carl Sechen, Washington U, US	Nur Toubia, Texas U, US
Ralf Seepold, Carlos III de Madrid U, ES	Shuji Tsukiyama, Chuo U, JP
Jaume Segura, Illes Balears U, ES	Cludio Turchetti, Ancona U, IT
Bran Selic, Rational, US	Raimund Ubar, TU Tallinn, EE
Mary Sheeran, Chalmers U, SE	Alain Vachoux, EPFL, CH
Narendra Shenoy, Synopsys, IN	Frank Vahid, UC Riverside, US
Tom Shiple, Synopsys, FR	Matteo Valero, UP Catalunya, ES
Samvel Shoukourian, Yerevan State U, AM	Kees van Berkel, Philips Research, NL
Sandeep Shukla, UC Irvine, US	Ad Van de Goor, TU Delft, NL
Joseph Sifakis, IMAG, FR	Gerd Vandersteen, IMEC, BE
Luis Miguel Silveira, INESC, PT	Laura Vanzago, STMicroelectronics, IT
Tatjana Simunic, Hewlett Packard, US	Moshe Vardi, Rice U, US
Satnam Singh, Xilinx, US	Stamatis Vassiliadis, TU Delft, NL
Jerry Soden, Sandia National Labs, US	Ranga Vemuri, Cincinnati U, US
Fabio Somenzi, Colorado U, US	Ingrid Verbauwhede, UCLA, US
Matteo Sonza Reorda, Politecnico di Torino, IT	Eric Verhulst, Lancelot Research, NL
Jens Sparso, TU Denmark, DK	Serge Vernalde, IMEC, BE
Mircea Stan, Virginia U, US	Tiziano Villa, Parades, IT
Janusz A. Starzyk, Ohio U, US	Eugenio Villar, Cantabria U, ES
Franz-Josef Stewing, Materna, DE	Martin Vorbach, PACT Informationstech, DE
Leon Stok, IBM, US	Flavio Wagner, UFRGS, BR
Erik Stoy, Ericsson, SE	Duncan M. Walker, Texas A&M U, US
Bernd Straube, FhG IIS/EAS Dresden, DE	Piet Wambacq, IMEC, BE
Jan Stuyt, Philips Semiconductors, NL	Norbert Wehn, Kaiserslautern U, DE
Ozev Sule, Duke U, US	Robert Weigel, Erlangen-Nuremberg U, DE
S. Sunter, Logic Vision, US	Peter Weingart, Nokia, DE
Hiroaki Takada, TU Toyohashi, JP	JohnWillis, FTL Systems, US
Jean-Pierre Talpin, IRISA/INRIA, FR	Peter Wilson, Southampton U, UK
Yankin Tanurhan, Actel, US	Wayne Wolf, Princeton U, US
Steffen Tarnick, SATCON GmbH, DE	Cheng-Wen Wu, NTHU, TW
Juergen Teich, Erlangen-Nuremberg U, DE	Alex Yakovlev, Newcastle U, UK
Joao Paolo, Teixeira, IST INESC, PT	Hiroto Yasuura, Kyushu U, JP
Frans Theeuwes, Philips, NL	Sungjoo Yoo, IMAG, FR
Lothar Thiele, ETHZ, CH	Roberto Zafalon, STMicroelectronics, IT
Donald Thomas, Carnegie Mellon U, US	Jianwen Zhu, Toronto U, CA
Wolfgang Thronicke, C-LAB, DE	Martina Zitterbart, Karlsruhe U, DE
Thomas Thurner, DaimlerChrysler Research, DE	Yervant Zorian, Virage Logic, US
Kari Tiensyrja, VTT, FI	Mark Zwolinski, Southampton U, UK
Jose Tierno, IBM, US	

Reviewers

The DATE Executive Committee gratefully acknowledges the assistance of the following persons in the review process.

Einar Aas	Soumendu Bhattacharya	Klaus Danne
Afshin Abdollahi	Subhrajit Bhattacharya	Erwinde Kock
Javed Absar	Partha Biswas	Victor Delaluz
Saurabh Adya	François Bodin	Rolando Delling
Amit Agarwal	Christiana Bolchini	Kristof Denolf
Anuradha Agarwal	Andrea Bona	Dirk Desmet
Yazdan Aghaghiri	Pradip Bose	Giorgio Di Natale
S. Shekhar Agrawal	Peter T. Breuer	Mario Diaz Nava
Yongjin Ahn	A.D. Brown	Mengmeng Ding
Selim Sermet Akbay	Francesco Bruschi	Petr Dobrovolny
Tankut Akgul	Martin Burbridge	Gines Domenech-Asensi
Zaid Al-Ars	Marcio Buss	Frederic Doucet
Perry Alexander	Alexandre Bystrov	Nicola Drago
Jose C. Alves	Gianpiero Cabodi	Zahra Ebadi
Hugo Andrade	Joao Canas Ferreira	Wolfgang Eberle
Vassilis Androutsopoulos	Aiqun Cao	Doug Edwards
Iosif Antochi	Yun Cao	Aristides Efthymiou
Guido Araujo	Luigi Carro	Karsten Einwich
Ralf Arnold	Paul Caspi	Nur Engin
Baris Arslan	Guy Cathebras	Farzan Fallah
Sameh Asaad	M.R.V. Chaudron	Claire F. Fang
Mohamed Azimane	Guangyu Chen	Hanif Fatemi
Paolo Azzoni	K.C. Chen	Michele Favalli
Raoul Badaoui	Yiran Chen	Victor Fernandez
John Bainbridge	Kuo-Liang Cheng	Fabrizio Ferrandi
Lakshmanan	Wei-Chung Cheng	Alessandro Fin
Balasubramanian	Dmitry Cheresiz	Peter Foldesy
Francisco Barat	Sasikumar Cherubal	Eva Fordran
Sharon Barner	Lih-yih Chiou	Ana Freitas
Theodor Andrei Bartic	Youngchul Cho	Norbert Froehlich
Ralf Beckers	Kihwan Choi	Tomohiro Fujita
Marcus Bednara	Hunsoo Choo	Masahiro Fukui
Rami Beidas	Paul Coene	Oscar Garnica
Marco Bekooij	George Constantinides	Lovic Gauthier
Shoham Ben-David	Henk Corporaal	Manuel G. Gericota
Mladen Berekovic	Angelo Corsaro	Steven German
Stefan Bergler	Dan Crisu	Jeroen Geuzebroek
Serge Bernard	Miroslav Cupak	Tony Givargis
Joerg Berthold	Paolo D'Alberto	Volker Gloeckel
Amitava Bhaduri	Luca Daniel	Leonid Gluhovsky

Amit Goel	Arjan Kenter	Walter Maydl
Andre Goersch	Soontae Kim	Roderick McConnell
Ralf Goettsche	Volker Klotz	Binfeng Mei
Victor Mauro Goulart	Christos Kloukinas	Wim Melis
Ferreira	Heiko Klussmann	Patrick Merken
Cornelia Grabbe	Santanu Kolay	Bart Mesman
Christian Grecu	Nektarios Kranitis	Jean-Yves Mignolet
Roman Guider	Victor Kravets	Ravindran Mohanavelu
Phillippe Guillaume	Lars Kruse	Kartik Mohanram
Matthias Gulbins	Prabhakar Kudva	M. Carmen Molina
Sumit Gupta	Andras Kun	Wai Sum Mong
Yajun Ha	Georgi Kuzmanov	Jaime Moreno
Achintya Halder	Casper Lageweg	Elena Moscu
Said Hamdioui	Shuvendu Lahiri	Sanaz Mostaghim
Kee-Sung Han	Wai-Ching Douglas Lam	Mohammad Reza Mousavi
Frank Hannig	Juan Lanchares	Francisco Moya
Christian Haubelt	Sebastian Lange	Jose M. Moya
Juergen Haufe	Stefan Langemeyer	Masanori Muroyama
Chen He	Erik Larsson	Richard Murphy
Georg Hebermehl	Laurent Latorre	François Nacabal
Sven Heithecker	Andreas Lechner	Lutz Naethke
Domenik Helms	Jaehwan Lee	Makoto Nagata
Sambuddhi Hettiaratchi	Sunghyun Lee	Moshen Nahvi
Jose Ignacio Hidalgo	Andreas Leininger	Nacho Navarro
Richard Hofmann	Andreas Lemke	Ingmar Neumann
Hans Holten-Lund	Chen Li	Ziv Nevo
Jan Hoogerbrugge	Lihua Li	Laurentiu Nicolae
Yu Hou	Greg Lie	Sune F. Nielsen
Ruey-Fu Huang	Hanno Lieske	Jari Nikara
Michiko Inoue	Changhong Lin	Carsten Nitsch
Ali Iranli	Dimitri Linten	Sergio Nocco
Ilya Issemin	Hongchao Liu	Vincent Nollet
Damir Jamsek	Marisa Lopez-Vallejo	Bernd Obermeier
Marek Jersak	Ruibing Lu	Juan Ocampo
Hoong Sang Jin	Wayne Luk	Nahmsuk Oh
Jinyong Jung	Emil Lupon Roses	Satoshi Ohtake
Artur Jutman	Tiehan Lv	Takumi Okamoto
Ismail Kadayif	Youngran Ma	Makiko Okumura
Tetsuro Kage	Alberto Macii	Simone Orcioni
Martin Kaibel	Piero Malcovati	Sule Ozev
Krishnan Kailas	Mahesh Mamidipaka	Marius Padure
Praveen Kalla	Freddy Y.C. Mang	D. Parker
Timothy Kam	Leonardo Mangeruca	Martin Palkovic
Sunder Rajan Kankipati	Salvador Manich Bou	Partha Pande
Martin Kardos	Xun Mao	Antonis Papanikolaou
Bernardo Kastrup	Theodore Marescaux	Francesco Papariello
X. Kavousianos	Joao Marques Silva	Jun Cheol Park
Shoji Kawahito	Javier Martin	Bipul C. Paul

Steen Pedersen
 Ad Peeters
 Olga Penalba
 Peter Petrov
 Satish Pillai
 Christoph Piotrowski
 Marco Platzner
 Frank Poehl
 Massimo Poncino
 Michael J. Pont
 Abhijit Prasad
 Graziano Pravadelli
 Wangqi Qiu
 Gang Quan
 Stefano Quer
 Jaan Raik
 Anand Ramachandran
 Arathi Ramani
 Mukesh Ranjan
 Kiran Rao
 Wenjing Rao
 P. Rapaka
 Iris Reuveni
 Francesco Ricciardi
 Kai Richter
 Fernando Rincon
 Jude Rivers
 Peng Rong
 Daniele Rossi
 Alberto Rosti
 Andy Royal
 Ulrich Rueckert
 Luc Rynders
 Kyeong Ryu
 Shunji Saika
 Hemanth Sampath
 Marcos Sanchez-Elez
 Luis Sanchez-Fernandez
 Gilles Sassatelli
 Lagudu Sateesh
 Andreas Schallenberg
 Frank Schenkel
 Eike Schmidt

Jens Schoenherr
 Frans Schoofs
 Milan Schulte
 Eric Seelen
 Ulrich Seidl
 Sanjit A. Seshia
 Ramanathan Sethuraman
 Geert Seuren
 Ohad Shacham
 Youngsoo Shin
 Yoichi Shiraishi
 Aviral Shrivastava
 Cristina Silvano
 Ozgur Sinanoglu
 Gajinder Singh
 Frank Slomka
 Charlotte Soens
 Danil Sokolov
 Maryam Soltan
 Mani Srivastava
 Richard Stahl
 Ansgar Stammermann
 Phillip Stanley-Marbell
 Pyrrhos Stathis
 Todor P. Stefanov
 Guido Stehr
 Hans-Joachim Stolberg
 Paul Stravers
 Chih-Ping Su
 Syed Suhaib
 Kolja Sulimma
 Bhunia Swarup
 Venkata Syam
 Hajime Takakubo
 Sadami Takeoka
 Emil Talpes
 Yudong Tan
 Hiroshi Tanimoto
 Kosuke Tarumi
 Erik Guan Teck Ee
 Shyamkumar Thoziyoor
 Jose A. Tierno
 Gerd Trager

Stavros Tripakis
 Yuh Fang Tsai
 Yiorgos Tsiatouhas
 Rachel Tzoref
 I. Ugarte
 Tanja Van Achteren
 Françoise van Leersum
 Geert Vanmeerbeeck
 Mauricio Varea
 Haridimos Vergos
 Wolfgang Vermeiren
 Massimo Violante
 Marc Voorhoeve
 Harald Vranken
 Martin Wahle
 Klaus Waldschmidt
 Chih-Wea Wang
 Rui Wang
 Zhong Wang
 Ian Watson
 Ralph Weper
 Theerayod Wiangtong
 Andreas Wilde
 Tim Willemse
 Glenn Wolfe
 Chun Wong
 Kaijie Wu
 Jiang Xu
 Bin Xue
 Ya-Chi Yang
 Terry Ye
 Veena Yelamanchili
 Nina Yevutshenko
 Chantal Ykman
 Goichi Yokomizo
 Lu Yu
 Ying Zhang
 Guoan Zhong
 Yunshan Zhu
 Claudiu Zissulescu
 Vladimir D. Zivkovic
 Vladimir Zolotov

Welcome to Date 2003

On behalf of the Executive and Technical Program Committees, we take great pleasure in welcoming you to Munich and to **DATE 03**, the single, most comprehensive European Conference and Exhibition event bringing together academic researchers, industry specialists, users and vendors in the fields of Design, Automation and Test of electronic circuits and systems.

The endless quest for faster, cheaper, smaller electronic products, particularly for the growing consumer and communications markets, dictate that increasingly complex designs be generated in continuously shrinking time scales. Design automation is a strategic technology for modern electronic systems, from simple ASICs via embedded IP cores to large systems on chip made of heterogeneous processors communicating via on-chip networks. The use of embedded processors in SoCs requires an ever-increasing emphasis on embedded software development techniques as part of the design process of state-of-the-art electronic systems. Testing of these complex electronic systems remains a challenge.

DATE has become the pre-eminent European conference addressing research and development activities in the field of design technology. World leading companies in multimedia, wireless communications, and automotive industries have led to the emergence of recognised European specialities in Embedded Systems as well as Intellectual Property and System-on-Chip Technologies, particularly with a strong mixed-signal content. These are three of the most important driving forces behind the explosive growth of Information Technology and the main contributors to accelerate the pace of electronic integration allowing complex systems to be built into a single chip. **DATE** is a unique event where the latest scientific and technological developments are brought to the public from the leading players in the field. **DATE**, therefore, offers a once-in-a-year occasion to find out more about the technical and architectural trends of circuits and systems, small and large, and the design, automation and test challenges they bring to tool vendors and PCB companies as well as semiconductor and IP providers alike.

A total of 590 submissions were received for **DATE 03**, a close to 10 percent increase over the previous edition. After careful consideration, the Program Committee has selected 98 papers for long presentations, 54 papers for short presentations and 49 papers for presentation as posters. An additional 36 papers will be presented in the Designers' Forum, a technical program track devoted to the presentation and discussion of practical, industry-oriented design experiences and methodologies using state of the art design tools. New at **DATE 03** is the Embedded Software Forum, a technical program track covering the 3 days of the conference, dedicated to all aspects of embedded software. Last but not least, 12 Special Sessions have been chosen to bring stimulating insights and vibrant discussions in state-of-the-art topics.

Another innovation is the **DATE** Focus on Business and Industry, a presentation theatre located on the exhibition floor, offering exhibition visitors and conference delegates a fresh view on some key technical and non-technical issues in the current electronic systems design market. In complement to the main technical and scientific program, we have designed a number of valuable education activities in the days before and after the conference. These are the Pre-Conference Tutorials on Monday and two full day Master Courses on Friday. The organization of many Hands-on-Tutorials, a PCB Symposium, a University Booth, fringe meetings, and social events offer a wide variety of extra opportunities to meet and exchange information on relevant issues for the design, automation and test communities.

Many volunteers have given their best efforts to make this Conference and Exhibition an outstanding event. We would like to thank all the members of the Sponsors Committee, the Executive Committee, the Program Committee, the Vendors Committee and the Exhibitors, as well as all the Authors, Speakers, Session Organizers, Session Chairs, and Reviewers for their continued interest, energy and support to **DATE**. We hope that you will enjoy the **DATE 03** Conference and Exhibition as much as all of us have enjoyed organising it for you.

Diederik Verkest, General Chairman
Norbert Wehn, Program Chairman

Best Paper Awards

Each year the Design, Automation and Test in Europe Conference presents awards to the authors of the most outstanding papers of the previous year's conference. The selection is performed by an award committee, based on the results of the reviewing process, the quality of the final paper and the quality of the presentation.

The paper selected as the most outstanding in the field of CAD (track A) is:

Analysis of Nonlinearities in RF Front End Architectures Using a Modified Volterra Series Approach

by Michaël Goffioul, Piet Wambacq, Gerd Vandersteen and Stéphane Donnay of IMEC, Belgium

The paper selected as the most outstanding in the field of Tools (track B) is:

Using Problem Symmetry in Search Based Satisfiability Algorithms

*by Evgueni I. Goldberg of Cadence Berkeley Labs., USA
Mukul R. Prasad of Fujitsu Labs of America, USA
Robert K. Brayton of UC Berkeley, USA*

The paper selected as the most outstanding in the field of Test (track C) is:

Reducing Test Application Time through Test Data Mutation Encoding

by Sherief Reda and Alex Orailoglu of UC San Diego, USA

Congratulations to the winners!

Tutorials

A1: System Modelling with SystemC

Organizer: Rachael Mahoney, Doulos, UK

Speaker: John Aynsley, Doulos, UK

Complexities of present systems or SoC designs are forcing the movement to a higher level of abstraction than RTL. With most of the system containing a large portion of software, the present languages, methodologies and tools are not adequate to tackle system-level design. SystemC is a C++ class library aimed at modelling systems with hardware and software content at many different levels of abstraction and using mixed models of computation. SystemC is already being proven in an industrial context for the transaction-level modelling of bus and processor based systems, where it excels.

This tutorial includes an overview of SystemC, an introduction to the key features of SystemC version 2.0, a discussion of the main abstraction levels, and a case study showing the practical use of SystemC for transaction-level modelling. A case study example design is refined from an abstract untimed functional (UTF) model using abstract fifo channels through a timed functional (TF) model to a transaction-level bus model, and finally to a cycle-accurate (CA) model including both hardware and software elements. A simple example of hardware-software partitioning is shown. The SystemC refinement process is discussed, including the use of SystemC interfaces during communication refinement. The issues of performance and accuracy of the SystemC simulation are considered in the context of the various abstraction levels.

B1: Recent Advances in Verification, Equivalence Checking and SAT-Solvers

Organizer: Dhiraj Pradhan, Bristol U, UK

Speakers: Dhiraj Pradhan, Bristol U, UK; Magdy Abadir, Motorola, US; Li-C Wang, UC Santa Barbara, US

This tutorial provides an overview of recent developments as well as basic principles in verification, equivalence checking and SAT-Solvers. It also provides a perspective of practical industrial experiences in the use and development of the tools.

In the first part the design flow and the role of RTL verification will be described. An overview of techniques will be given, including simulation-based techniques, basic concepts of equivalence checking, combinational equivalence checking, ATPG-based techniques. Also an overview of solvers will be given (structural verification, BDD-based solvers, SAT-based solvers). The role of Decision Diagrams (BDDs, zBDDs, mBDDs) will be discussed. In the second part concepts of SAT solvers are discussed, and some new EDA-related techniques are presented. Finally, the tutorial will give an overview of various commercially available tools and their applicability. Also future challenges will be lined out, such as design for verifiability, and potential new directions will be given.

C1: Mixed-Signal Design Using Verilog-AMS and VHDL-AMS

Organizer: Olaf Zinke, Cadence, US

Speaker: Olaf Zinke, Cadence, US

With the evolution towards highly integrated systems (SoC's) in ultra deep submicron CMOS technologies, more and more of these systems become mixed-signal, containing also analogue and/or RF parts. The design complexity for these mixed-signal systems requires new design methodologies.

This tutorial will give an introduction to language-based mixed-signal design methodologies. The tutorial will point out how the different analogue and digital design styles converge in the design environment. The use of Verilog-AMS as a design language and VHDL-AMS as a modelling language will be demonstrated. Examples are given on how the mixed-signal capabilities of these languages can be used to reduce the simulation time of mixed-signal systems.

D1: Infrastructure IP for SoC Yield

Organizer: Dimitris Gizopoulos, Piraeus U, GR
Speaker: Yervant Zorian, Virage Logic, US

In addition to the functional IP cores, today's Systems on Chip (SoC's) necessitate embedding a special family of IP blocks, called Infrastructure IP blocks. These are meant to ensure the manufacturability of the SoC and to achieve adequate levels of yield and reliability. The Infrastructure IP leverages the manufacturing knowledge and feeds back the information into the design phase.

This tutorial analyses the key trends and challenges resulting in manufacturing susceptibility and field reliability that necessitates the use of such Infrastructure IP. Then it concentrates on several examples of such embedded IP's for detection, analysis and correction.

This Tutorial is part of the IEEE Computer Society TTTC Test Technology Educational Program (TTEP) 2003.

A2: Reconfigurable Computing: Fundamentals, Architectures and Tools

Organizer: Andreas Koch, TU Braunschweig, DE
Speaker: Andreas Koch, TU Braunschweig, DE

Reconfigurable computing is an important architectural approach in a time of growing chip capacities and increasing demands on flexibility. This tutorial aims to introduce professionals experienced with conventional chip and system design methods to the concept of Reconfigurable Computing. The audience should be familiar with HDLs such as Verilog and have at least a passing acquaintance with programming in a software language such as C. The lecture will discuss tool flows and show examples of inputs and outputs.

In the first part of the tutorial fundamentals of reconfigurable computing will be discussed and its use will be motivated by some successful examples. The second part will examine different architectural choices for integrating reconfigurable components into a large hardware system, and will present a practical example of a reconfigurable co-processor. The third part discusses design flows for reconfigurable systems. This will cover both manual HDL-based programming as well as programming by automatic compilation from a high-level language. It will also be discussed how to exploit the reconfigurability aspect of such a system. Finally, some practical considerations will be given with an overview of commercial reconfigurable off-the-shelf devices, reconfigurable IP blocks and software tools.

B2: Performance Analysis in Communication-Centric SoC Design

Organizer: Rolf Ernst, TU Braunschweig, DE
Speakers: Rolf Ernst, TU Braunschweig, DE; Andreas Herkersdorf, IBM, CH; Lothar Thiele, ETH Zurich, CH

Performance simulation is current industrial practice in complex system design. As is well known, there are serious limitations concerning run-time and simulation coverage. On the other hand, there has been major progress in analytical methods that may complement or even replace performance simulation. This tutorial presents these new analytical methods and demonstrates them on a practical design case.

The first part of the tutorial will give an overview on the problem of performance modeling and estimation, starting from a single process to complex communication-centric heterogeneous systems. The second talk will introduce an important application domain of network processors in which performance evaluation is of highest importance for design optimisation and verification analysis has proven itself. The third talk will demonstrate how to apply formal analysis to network processor design.

C2: Modelling and Simulation Methods for High-Frequency Systems

Organizer: Georges Gielen, KU Leuven, BE

Speakers: Joel Phillips, Cadence, US; Luis Miguel Silveira, TU Lisbon, PT

The frequencies in many electronic systems keep on increasing. This involves both the clock speeds in digital systems, as well as the operating frequencies in RF circuits.

This tutorial is concerned with physical modelling and verification of high-frequency systems. Topics to be covered include parasitic and substrate modelling as well as modelling of sub-systems including frequency-described modules. The presenters will also discuss various issues in simulation, including model order reduction and algorithms for analysis and verification of RF circuits.

D2: Failure Modes in Nanometer Technologies

Organizer: Dimitris Gizopoulos, Piraeus U, GR

Speakers: Chuck Hawkins, New Mexico U, US; Jaume Segura, Balearic Islands U, ES

Process technology scaling has brought current manufacturing processes to the 100 nm region and below. The behavior of IC devices and the interconnect system in nanometer technologies brings new physical effects that, in addition to traditional well-known failure modes, open new challenges in IC testing. In this tutorial we will describe the electronic and physical basis to understand the varieties of CMOS failure mechanisms in up-to-date scaled technologies.

The tutorial will start with an overview of the traditional defect models and test solutions, leading to an analysis of the failure mechanisms in nanometer technologies. Finally, the appropriate test strategies will be presented.

This Tutorial is part of the IEEE Computer Society TTTC Test Technology Educational Program (TTEP) 2003.

Master Courses

M1: Multiprocessor Systems and Networks on Chip

Organizer: Ahmed Jerraya, TIMA, Grenoble, FR

Speakers: Giovanni De Micheli, Stanford U, US

Sungjoo Yoo, TIMA, Grenoble, FR;

Luciano Lavagno, Politecnico di Torino, IT

Ahmed Jerraya, TIMA, Grenoble, FR

Modern system-on-chip (SoC) design shows a clear trend towards integration of multiple processor cores on a single chip. Typical multiprocessor SoC applications like network processors, multimedia hubs and base-band telecom circuits have particularly tight time-to-market and performance constraints which require a very efficient design cycle. The trend is then to build large designs as a Network-on-Chip. The game is now to interconnect standard components as we used to do for boards a few years ago. This evolution is creating several breaking points in the design process.

This course will address the four main challenges for the design community:

- Prof. Giovanni DeMicheli will consider systems on chips (SoCs) that will be designed and produced in five to ten years from today, with gate lengths in the range 50-100nm. He will talk about the essential problems of interconnect in advanced technologies and the need to address them with a layered methodology that builds upon the experience in networking. He will provide some examples of design practices.
- Dr. Sungjoo Yoo will overview the on-chip communication architecture schemes covering software and hardware parts. The software part includes operating system, device driver, and hardware abstraction layer (HAL). The hardware part may include communication coprocessors such as DMA, bus/network interfaces, communication networks consisting of dynamic/static routers, and memory. He will also explain communication interface architectures such as virtual interface architecture (VIA), intelligent I/O (I2O), etc. in the context of SoC design.
- Prof. Luciano Lavagno will cover the basic concepts of platform-based design, explaining how the separation it offers between users (system designers) and implementers (IP providers) maximises flexibility and re-use, while minimising time to market.
- Dr. Ahmed Jerraya will introduce a component-based design approach to build complex architectures from basic IP modules. The approach provides a natural way to abstract hardware/software interfaces for multiprocessors and network on chip applications. This includes hardware interfaces to adapt components to the communication network and software layer including OS to isolate the software application from the architecture.

M2: Design and Design Methods for RF/Mixed-Signal Integrated Systems

Speakers: Piet Vanassche, KU Leuven, BE
Domine Leenaerts, Philips, NL
Rob Rutenbar, Carnegie Mellon U, US
Walter Daems, KU Leuven, BE
George Papadopoulos, Patras U, GR

Advances in ultra-deep submicron CMOS technology allow the integration on chip of entire systems, including both the digital cores and the analogue interface circuits. The latter provide for the communication or interaction with the outside world. Integrated systems for applications like communications, wireless, consumer, multimedia, biomedical, etc., are therefore increasingly becoming mixed-signal, containing also analogue and/or RF parts. This master course focuses on the design of such RF/mixed-signal systems. The full design flow from system requirements to silicon layout is described, and design methods and tools that support this flow are presented. This is illustrated with several practical design examples, both from existing as well as new emerging wireless applications.

This master course will address the following topics:

- The design flow for RF/mixed-signal systems from system specification to silicon layout will be reviewed and the different design steps will be identified. Architectural front-end exploration methods will be reviewed, and an overview of simulation methods for wireless circuits will be given, including steady-state analysis, phase noise analysis, etc.
- This will then be illustrated with some practical design examples from real-life industrial wireless applications such as Bluetooth and WLAN. The choices for the system architecture will be described, the design of different circuits will be presented, and the design choices and trade-offs that were taken to reduce power and cost will be explained.
- An overview will then be given of existing and emerging design methods and tools that exist to improve the quality and/or increase the productivity in the design of RF/mixed-signal systems. This includes tools for both circuit optimisation and layout synthesis of both mixed-signal and RF blocks, such as VCO's, data converters, etc.
- Finally, the emerging area of ubiquitous, ultra-small, ultra-low-power sensory-based wireless devices with ad-hoc networking capabilities will be described. Examples are body-area sensory networks, security monitoring devices, and so on. Both the radio aspects and the networking aspects will be reviewed and illustrated.

Author Index

Design, Automation and Test in Europe Conference and Exhibition — DATE03

Aarts, E.	2	Bertozzi, D.	706
Abadir, M.	328	Bhattacharya, B.	662
Abid, M.	674	Bhunja, S.	96
Achouri, N.	590	Blaauw, D.	62
Agarwal, A.	62	Blodget, B.	399
Agarwal, A.	778	Bobda, C.	1130
Ahmed, N.	218	Borgatti, M.	398
Akgul, B.	1138	Bouchhima, A.	550
Alarcón, E.	636	Boutobza, S.	590
Al-Ars, Z.	484	Brandolese, C.	1132
Albiol, M.	636	Braun, G.	966
Al-Hashimi, B.	596	Braun, J.	484
Al-Hashimi, B.	726	Brayton, R.	1154
Al-Hashimi, B.	90	Brayton, R.	752
Al-Hashimi, B.	960	Brockmeyer, E.	1070
Alves, G.	974	Brockmeyer, E.	1144
Andriahantenaina, A.	1128	Brooks, R.	84
Anido, M.	36	Bruni, D.	516
Aragonès, X.	524	Bryant, R.	816
Bacivarov, I.	550	Burbidge, M.	496
Bagherzadeh, N.	36	Bystrov, A.	926
Bagherzadeh, N.	468	Bystrov, A.	932
Balarin, F.	1174	Cabodi, G.	898
Bampi, S.	1106	Calazans, N.	1122
Banerjee, S.	784	Cambonie, J.	662
Barua, R.	1052	Canavero, F.	536
Bauer, M.	1038	Candaele, B.	340
Baumgarte, V.	1120	Cardoso, J.	576
Bazargan, K.	1104	Cassidy, A.	954
Becker, B.	1184	Castro-López, R.	168
Becker, J.	1120	Catthoor, F.	1070
Ben Amor, N.	674	Catthoor, F.	1144
Benini, L.	344	Catthoor, F.	516
Benini, L.	516	Chakrabarty, K.	1188
Benini, L.	706	Chakrabarty, K.	230
Bergamaschi, R.	136	Chakrabarty, K.	918
Bernardi, P.	720	Chakrabarty, K.	224

Chakraborty, S.	190	Deprettere, E.	656
Chandra, A.	1188	Dielissen, J.	350
Chandra, V.	1118	Diguet, J.	674
Chang, A.	1134	Ding, L.	1114
Chang, Y.	490	Doboli, A.	1098
Chen, C.	1020	Doboli, S.	1098
Chen, G.	416	Dobrovolný, P.	624
Chen, H.	50	Donnay, S.	624
Chen, X.	1174	Donnay, S.	642
Chen, Y.	868	Doucet, F.	1172
Cheng, K.	328	Doucet, F.	382
Cheng, K.	892	Drechsler, R.	758
Cheng, W.	694	Drineas, P.	1164
Cheung, N.	802	Du, H.	36
Cheung, P.	1076	Dumitras, T.	790
Chiou, L.	96	Dutt, N.	1082
Choi, S.	1112	Dutt, N.	270
Choi, W.	1104	Ebadi, Z.	732
Choo, H.	700	Ebendt, R.	758
Choudhary, A.	796	Eberle, W.	642
Chu, C.	856	Ecker, W.	1038
Ciesielski, M.	122	Eckl, K.	770
Coene, P.	986	Eeckelaert, T.	250
Corno, F.	1006	Eikerling, H.	946
Corporaal, H.	1070	Einwich, K.	388
Corporaal, H.	516	Eles, P.	184
Corsi, F.	1178	Eles, P.	90
Crudo, F.	24	Eles, P.	960
Cumani, G.	1006	Ernst, R.	616
Cuomo, A.	8	Falk, H.	410
Daems, W.	250	Fazel, K.	1096
Dales, M.	980	Fei, Y.	682
Dasgupta, P.	448	Feldmann, R.	1168
de Kock, E.	656	Fernandes, J.	994
De La Luz, V.	906	Fernández, F.	168
De Man, H.	296	Fernández, M.	36
De Man, H.	642	Ferreira, J.	974
De Micheli, G.	344	Fornaciari, W.	1132
De Smedt, B.	256	Fornaciari, W.	668
De, V.	1146	Freitas, A.	764
Deb, A.	1100	Friedman, E.	68
Deconinck, G.	1144	Fujiwara, H.	310

Gajski, D.	130
Gericota, M.	974
Gerling, J.	1110
Gerstlauer, A.	130
Ghez, C.	1144
Ghosh, A.	650
Gielen, G.	1090
Gielen, G.	162
Gielen, G.	238
Gielen, G.	250
Gielen, G.	256
Gielen, G.	642
Gilbert, F.	356
Girardi, A.	1106
Givargis, T.	650
Gizopoulos, D.	714
Glesner, M.	940
Goel, A.	816
Goel, K.	738
Goldberg, E.	886
Gomez, J.	516
Gonciari, P.	726
González, J.	636
Goossens, K.	350
Gothoskar, G.	1098
Gourary, M.	156
Gourary, M.	244
Greiner, A.	1128
Grimm, C.	1170
Grimm, C.	388
Grivet-Talocia, S.	536
Gullapalli, K.	156
Günther, W.	758
Guo, Y.	1124
Gupta, B.	398
Gupta, R.	1172
Gupta, R.	270
Gupta, R.	382
Gupta, S.	270
Haga, S.	1052
Harris, I.	122
Haubelt, C.	1168

Haug, G.	562
Henftling, R.	1038
Henkel, J.	542
Henkel, J.	802
Hermida, R.	264
Hermida, R.	36
Herrera, F.	142
Hettiaratchi, S.	1076
Heupke, W.	1170
Hsiao, M.	316
Hsiao, M.	822
Hsieh, H.	1174
Hu, J.	688
Huang, L.	50
Huang, R.	892
Huang, S.	1152
Hwang, T.	1102
Hwang, T.	1134
Hwang, T.	1152
Ichihara, H.	1180
Indrusiak, L.	940
Inoue, T.	1180
Irwin, M.	1146
Irwin, M.	84
Ivanov, A.	732
Iyengar, V.	1188
Jacome, M.	422
Jantsch, A.	1100
Jantsch, A.	1126
Jantsch, A.	364
Jentschel, H.	478
Jerraya, A.	336
Jerraya, A.	550
Jha, N.	1046
Jha, N.	1150
Jha, N.	682
Jiang, J.	752
Johannes, F.	770
Jongeneel, D.	436
Kadayif, I.	796
Kadayif, I.	906
Kahng, A.	448

Kahng, A.	868	Lavagno, L.	570
Kamalizad, A.	468	Lavagno, L.	662
Kandemir, M.	1058	Le Guernic, P.	1172
Kandemir, M.	1146	Le Moullec, Y.	674
Kandemir, M.	416	Lee, D.	276
Kandemir, M.	510	Lee, J.	276
Kandemir, M.	796	Lee, M.	1152
Kandemir, M.	84	Lee, Y.	1020
Kandemir, M.	906	Lehmann, T.	1130
Kapur, R.	110	Lekatsas, H.	462
Karakoy, M.	510	Lekatsas, H.	542
Karri, S.	828	Leupers, R.	966
Kazmierski, T.	1140	Li, P.	150
Kebschull, U.	302	Li, X.	150
Kennedy, M.	630	Li, Z.	1108
Khomenko, V.	926	Liou, J.	328
Kim, E.	276	Liu, C.	224
Kim, S.	84	Liu, C.	230
Kin, J.	1094	Lo, J.	1102
Knieser, M.	116	Logothetis, G.	196
Koh, C.	442	Lomeña, A.	428
Kolcu, I.	1058	López-Vallejo, M.	428
Kolcu, I.	416	Lu, F.	892
Kondratyev, A.	428	Lu, R.	442
Koochi, A.	468	Lu, Z.	364
Koorapaty, A.	1118	Lubitz, F.	940
Kopetz, H.	616	Luo, J.	1150
Kranitis, N.	714	Lupea, D.	478
Kraus, O.	1092	Lv, T.	542
Krol, T.	1124	Lysaght, P.	399
Krstic, A.	328	Macii, A.	18
Kuacharoen, P.	912	Macii, A.	24
Kuenzli, S.	190	Macii, E.	18
Kundu, S.	1012	Macii, E.	24
Kundu, S.	490	Madalinski, A.	926
Kunz, W.	1156	Madden, P.	862
Kuo, W.	1102	Madisetti, V.	912
Kuo, W.	1134	Madsen, J.	1136
La Rosa, A.	570	Maio, I.	536
Lange, S.	302	Makris, Y.	1164
Lauwereins, R.	296	Malik, S.	136
Lauwereins, R.	986	Malik, S.	556

Malik, S.....	880
Mamidipaka, M.	1082
Mansour, M.	530
Manthe, A.	1108
Marchal, P.....	516
Marculescu, D.....	1052
Marculescu, D.....	504
Marculescu, R.....	688
Marculescu, R.....	790
Marek-Sadowska, M.	850
Marinissen, E.....	738
Martens, E.....	162
Martorell, F.....	524
Marwedel, P.....	410
Marzocca, C.....	1178
Matarrese, G.	1178
Mateo, D.	524
Mayaram, K.	1108
Mazumder, P.....	1114
Mazzeo, A.	582
Mazzocca, N.	582
McIntyre, R.....	116
McMillan, S.	399
Medeiro, F.....	168
Mehrotra, A.	530
Mei, B.....	296
Meise, C.....	1170
Memik, G.	796
Mendías, J.....	264
Merel, D.....	340
Mesquita, D.	1122
Metra, C.	608
Meyr, H.....	966
Micheli, P.....	668
Mignolet, J.....	986
Millberg, M.....	1126
Miranda, M.	1070
Miranda, M.	1144
Mishchenko, A.	752
Mitra, T.	828
Molina, M.	264
Möller, L.	1122

Mong, W.....	456
Monien, B.	1168
Mooney III, V.	282
Mooney III, V.	338
Mooney, V.	1138
Mooney, V.	912
Moraes, F.	1122
Mrozynski, G.....	1110
Muddu, S.....	448
Mueller, W.....	946
Muhammad, K.	700
Mulvaney, B.	156
Mulvaney, J.	244
Nakamura, H.....	276
Nandy, S.....	784
Nanya, T.....	276
Nicolaescu, D.	1064
Nicolaidis, M.	590
Nicolau, A.	1064
Nicolau, A.	270
Nicolici, N.....	726
Nicolici, N.....	744
Nielsen, S.....	1136
Nilsson, E.....	1126
Nocco, S.....	898
Nohl, A.	966
Nollet, V.....	986
Nourani, M.....	218
Novák, O.	1182
Novikov, Y.	810
Novikov, Y.	886
Nummer, M.	212
Öberg, J.....	1100
Öberg, J.....	1126
Oh, N.	110
Ohtake, S.....	310
Ohtani, K.....	310
Oikonomakos, P.....	596
Oliveira, A.	764
Omaña, M.	608
Op de Beeck, P.....	1144
Orailoglu, A.	104

Orailoglu, A.	30
Otten, R.	436
Padeffke, M.	1092
Padmanaban, S.	322
Palma, J.	1122
Pan, C.	468
Papachristou, C.	116
Papaefthymiou, M.	68
Parameswaran, S.	802
Paschalis, A.	714
Passerone, C.	570
Pastor, E.	1158
Patel, C.	1118
Paul, J.	954
Paviot, Y.	550
Pedram, M.	1148
Pedram, M.	694
Peh, L.	1150
Peña, M.	1158
Peng, Z.	184
Petrenko, A.	1154
Petrov, P.	30
Philippe, J.	674
Pileggi, L.	1118
Pileggi, L.	150
Pillai, S.	422
Pino, J.	1094
Piñuel, L.	516
Platzner, M.	290
Polian, I.	1184
Pomeranz, I.	1000
Pomeranz, I.	1012
Pomeranz, I.	1186
Poncino, M.	18
Pop, P.	184
Poppe, A.	1032
Posadas, H.	142
Pradhan, D.	224
Pursche, U.	478
Qin, W.	556
Quer, S.	898
Quevremont, J.	340

Radulescu, A.	350
Raghunathan, A.	1046
Raghunathan, A.	682
Raghunathan, A.	706
Rao, W.	104
Rapaka, V.	504
Ravi, S.	682
Ravi, S.	706
Rebaudengo, M.	602
Rebaudengo, M.	720
Reddy, S.	1000
Reddy, S.	1012
Reddy, S.	1184
Reddy, S.	1186
Reese, R.	1096
Reeves, N.	1052
Reis, R.	940
Rencz, M.	1032
Rettberg, A.	1130
Richardson, A.	496
Richter, D.	484
Rijkema, E.	350
Rinner, B.	204
Robins, G.	868
Rodríguez-Vázquez, A.	168
Romano, L.	582
Rong, P.	1148
Roovers, R.	2
Rosenstiel, W.	562
Rosien, M.	1124
Rossi, D.	608
Roy, K.	1112
Roy, K.	1160
Roy, K.	700
Roy, K.	778
Roy, K.	96
Roychoudhury, A.	828
Rusakov, S.	156
Rusakov, S.	244
Ryu, K.	282
Sachdev, M.	212
Saggese, G.	582

Saito, H.	276	Stoffel, D.	1156
Salem, A.	376	Stübbe, O.	1110
Salice, F.	1132	Surendra, G.	784
Salice, F.	668	Swartz, B.	862
Sánchez, P.	142	Syal, M.	316
Sánchez-Élez, M.	36	Székely, V.	1032
Sander, I.	364	Talpin, J.	1172
Sangiovanni-Vincentelli, A.	1154	Tan, T.	1046
Sansen, W.	238	Tarnick, S.	1162
Sansen, W.	250	Tehrani-pour, M.	218
Santos, M.	994	Teich, J.	1110
Saputra, H.	84	Teich, J.	1168
Sarlotte, M.	340	Teixeira, I.	994
Schanstra, I.	1176	Teixeira, J.	994
Schattkowsky, T.	946	Thiele, L.	190
Schliebusch, O.	966	Thomas, A.	1120
Schmid, M.	204	Thomas, D.	954
Schmit, H.	1118	Thornton, M.	1096
Schmitz, M.	960	Thul, M.	356
Schneider, K.	196	Tijou, J.	496
Schnerr, J.	562	Tindell, K.	616
Schrage, J.	1110	Tirumurti, C.	490
Schweizer, S.	1188	Tong, K.	1118
Sciuto, D.	1132	Tragoudas, S.	322
Seidl, U.	770	Ulyanov, S.	156
Sezer, U.	906	Ulyanov, S.	244
Sheng, S.	822	Vachoux, A.	388
Shi, R.	1108	van de Goor, A.	484
Shukla, S.	1172	van de Goor, J.	1176
Shukla, S.	382	van der Wolf, P.	656
Silva, M.	974	van Meerbergen, J.	350
Singh, S.	370	Vanassche, P.	238
Sirisantana, N.	1160	Vandersteen, G.	624
Smey, R.	862	Vandersteen, G.	642
Smit, G.	1124	Vanzago, L.	662
Sokolov, D.	932	Veidenbaum, A.	1064
Sonza Reorda, M.	1006	Velenis, D.	68
Sonza Reorda, M.	602	Verkest, D.	296
Sonza Reorda, M.	720	Verkest, D.	986
Sproch, J.	110	Vernalde, S.	296
Squillero, G.	1006	Vernalde, S.	986
Stievano, I.	536	Vijaykrishnan, N.	1146

Vijaykrishnan, S.	84
Vijaykumar, T.	778
Villa, T.	1154
Villar, E.	142
Violante, M.	602
Violante, M.	720
Vissers, K.	396
Visweswariah, C.	436
Vogels, M.	1090
Vorbach, M.	1120
Vrudhula, S.	62
Wai, S.	856
Walder, H.	290
Waldschmidt, K.	1170
Wambacq, P.	624
Wambacq, P.	642
Wang, K.	850
Wang, L.	328
Wang, L.	892
Wang, S.	136
Wang, Z.	1026
Watanabe, Y.	1174
Watanabe, Y.	428
Waterlander, E.	350
Wedler, M.	1156
Wegener, C.	630
Wegner, J.	946
Wehn, N.	356
Weinhardt, M.	576
Weiss, R.	204
Westra, J.	436
Weyer, D.	116
Wieferink, A.	966
Wielage, P.	350
Williams, T.	110
Wolf, F.	616
Wolf, W.	462
Wolf, W.	542
Wolff, F.	116
Wong, D.	50
Wu, A.	1102
Wu, A.	1134

Wu, D.	90
Xenoulis, G.	714
Xie, Y.	462
Xu, Q.	744
Xu, Y.	150
Yakovlev, A.	926
Yakovlev, A.	932
Yang, X.	1140
Ye, T.	344
Yevtushenko, N.	1154
Yoo, S.	336
Yoo, S.	550
Young, E.	856
Yu, H.	130
Zachariah, S.	490
Zafalon, R.	24
Zambaldi, M.	1038
Zampella, L.	668
Zanella, M.	1130
Zelikovsky, A.	868
Zeng, Z.	122
Zhang, L.	880
Zhang, Q.	122
Zhang, W.	1058
Zhang, W.	1146
Zhang, W.	416
Zhang, W.	510
Zhang, W.	84
Zhang, Y.	918
Zharov, M.	156
Zharov, M.	244
Zheng, Y.	868
Zhou, H.	56
Zhu, J.	1026
Zhu, J.	456
Zinn, A.	1038
Ziv, A.	834
Živkovic, V.	656
Zolotov, V.	62
Zorian, Y.	714
Zwolinski, M.	596



Conference and Exhibition: March 29-April 2, 2004
CNIT, Paris, France
Call for Participation

Scope of the Event

The seventh DATE conference and exhibition is the main European event bringing together design automation researchers, users and vendors, as well as specialists in the design, test and manufacturing of electronic systems and circuits.

Structure of the Event

The five-day event consists of a conference with plenary invited papers, regular papers (oral and interactive presentations), panels, hot-topic sessions, tutorials, and master courses as well as a commercial exhibition showing the state-of-the-art in design and test tools, methodologies, IP and design services. The organisation of a designer forum, user group meetings, fringe meetings, a university booth, hands-on tutorials, vendor presentations and social events offer a wide variety of extra opportunities to meet and exchange information on relevant issues for the design and test community.

Areas of Interest

Within the scope of the conference, the main areas of interest are: Design methodologies, CAD languages, algorithms and tools, Testing of electronic circuits and systems, and Designer experiences. Topics of interest include, but are not restricted to:

- System and SoC Design Methods
- Modelling and Design Languages
- Formal Verification
- Platform-Based Design, IP Reuse
- HW/SW Co-Design
- Embedded System Design
- Embedded Software Techniques
- Reconfigurable Computing
- Design of Low-Power Systems
- Analog, RF and Mixed-Signal Design
- Simulation and Emulation
- Architectural and Logic Synthesis
- Physical Design and Verification
- Interconnect Modelling, EMC
- Test and Design for Testability
- Testing Cores and Systems
- Design Techniques for Emerging Technologies

Designers' Forum

As in previous years, a special track for papers presenting design experiences will be organised. Please watch the conference web site at <http://www.date-conference.com/> for special instructions.

Submission of Papers

Papers have to be submitted electronically before September 14th, 2003, via the conference web page : <http://www.date-conference.com/>

Conference Secretariat

European Conferences
3 Coates Place, Edinburgh, EH3 7AA, UK
Tel: +44-131-225-2892 Fax: +44-131-225-2925
Email: sue.menzies@ec.u-net.com

Exhibition Secretariat

EDA Exhibitions Ltd.
63/66 Hatton Garden, London, EC1N 8SR, UK
Tel: +44-20-7681-1000 Fax: +44-20-7242-5124
Email: exhibitions@edaltd.co.uk

Chairs

General Chair: Joan Figueras, Universitat Politècnica de Catalunya, Spain <figueras@eel.upc.es>

Program Chair: Georges Gielen, Katholieke Universiteit Leuven, Belgium <gielen@esat.kuleuven.ac.be>