

# Crosstalk Noise Optimization by Post-Layout Transistor Sizing

Masanori Hashimoto  
Dept. Communications &  
Computer Engineering  
Kyoto University

hasimoto@i.kyoto-u.ac.jp

Masao Takahashi  
Dept. Communications &  
Computer Engineering  
Kyoto University

takahasi@vlsi.kuee.kyoto-u.ac.jp

Hidetoshi Onodera  
Dept. Communications &  
Computer Engineering  
Kyoto University

onodera@i.kyoto-u.ac.jp

## ABSTRACT

This paper proposes a post-layout transistor sizing method for crosstalk noise reduction. The proposed method downsizes the drivers of the aggressor wires for noise reduction, utilizing the precise interconnect information extracted from the detail-routed layouts. We develop a transistor sizing algorithm for crosstalk noise reduction under delay constraints, and construct a crosstalk noise optimization method utilizing a crosstalk noise estimation method and a transistor sizing framework which are previously developed. Our method exploits the transistor sizing framework that can vary the transistor widths inside cells with interconnects unchanged. Our optimization method therefore never cause a new crosstalk noise problem, and does not need iterative layout optimization. The effectiveness of the proposed method is experimentally examined using 2 circuits. The maximum noise voltage is reduced by more than 50% without delay increase. These results show that the risk of crosstalk noise problems can be considerably reduced after detail-routing.

## Categories and Subject Descriptors

B.7.2 [Integrated Circuits]: Design Aids

## General Terms

Design

## Keywords

crosstalk noise, capacitive coupling noise, transistor sizing, gate sizing, post-layout optimization

## 1. INTRODUCTION

Crosstalk noise problem heavily depends on interconnect structure, i.e. coupling length, spacing between adjacent wires, and coupling position, and hence many techniques of routing and interconnect optimization for crosstalk noise reduction are proposed [1–3].

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

ISPD'02, April 7–10, 2002, San Diego, California, USA.  
Copyright 2002 ACM 1-58113-460-6/02/0004 ...\$5.00.

Buffer insertion is also effective for noise reduction, and some methods are proposed [4, 5]. References [6–8] discuss the effectiveness of transistor sizing for crosstalk noise reduction, but practical implementations are not shown. Recently, Refs. [9–11] propose transistor sizing methods for crosstalk noise reduction. Reference [9] expresses the influence of crosstalk noise as the amount of coupling capacitance, and optimizes noise as well as area, delay and power by gate and wire sizing. Reference [10] proposes a driver sizing algorithm for noise reduction using a crosstalk noise estimation tool [12]. Reference [11] estimates crosstalk noise by Ref. [8], and circuit area is minimized under delay and crosstalk noise constraints. This transistor sizing method does not mention the layout modification after optimization. When the optimization result is applied to the layout, a certain amount of interconnects are changed, which may spoil the optimization result, or may cause a new crosstalk noise problem. More recently, a gate sizing method to reduce crosstalk induced delay is proposed [13]. This method is based on a crosstalk noise aware static timing analysis. Although this method changes circuits considerably, layout modifications are not taken into consideration.

This paper proposes a post-layout transistor sizing method for crosstalk noise reduction. The proposed method optimizes detail-routed circuits preserving interconnects entirely. The interconnect information required for crosstalk noise estimation can be completely obtained after detail-routing. The optimization result of transistor sizing can be applied to the layout completely because the proposed method utilizes the transistor sizing framework that can downsize the transistors inside cells preserving interconnects [14, 15]. This framework is originally developed for power reduction. In this paper, we use this framework for crosstalk noise reduction. In this framework, various driving-strength cells are generated on the fly according to the optimization result, and hence transistor-level optimization can be executed in cell-base design. Cell layouts are generated by a layout generation system called VARDS [16]. VARDS is based on a symbolic layout method and is enhanced to produce cell layouts with variable driving strength. Exploiting this framework, the proposed method reduces crosstalk noise efficiently after detail-routing. As for crosstalk noise estimation, our method utilizes a  $2\text{-}\pi$  noise model with improved aggressor modeling [17]. This model can consider the location of coupling, the effect of distributed RC networks, and the slew of input signal. Reference [17] also mentions a transformation method that can apply all types of RC trees to the  $2\text{-}\pi$  noise model, which enables crosstalk noise optimization of practical circuits. In this paper, we develop an optimization algorithm for crosstalk noise reduction that explores solution space effectively under delay constraints, and




Figure 1: Two Coupled Interconnects.

construct a crosstalk noise reduction method using the noise estimation method [17] and the transistor sizing framework [14, 15]. Due to the framework, the estimation method and the algorithm, our method can estimate and optimize crosstalk noise with interconnects and circuit delay unchanged. The proposed method can apply the circuits optimized by the other methods, such as interconnect optimization and buffer insertion, and further reduce the risk of crosstalk noise.

This paper is organized as follows. Section 2 explains the estimation method of crosstalk noise. Section 3 shows the optimization algorithm for crosstalk noise reduction. Section 4 demonstrates some experimental results. Finally, Section 5 concludes the discussion.

## 2. CROSSTALK NOISE ESTIMATION

This section discusses crosstalk noise estimation. The proposed method utilizes the 2- $\pi$  noise model for crosstalk estimation [17], and we explain it briefly. We next discuss a noise estimation method for a net with multiple aggressors based on superposition considering timing window.

### 2.1 Overview of Crosstalk Noise Estimation

In practical circuits, many interconnects couple with multiple interconnects, i.e. with multiple aggressors. We estimate the peak noise voltage caused by each aggressor respectively, and calculate the maximum noise voltage at the sink by superposition. The superposition of the noise voltage is discussed in Sec. 2.2.

The victim net with one aggressor is represented as two partially-coupled interconnects (Fig. 1). The partially-coupled interconnects in Fig. 1 are modeled as an equivalent circuit shown in Fig. 2.  $R_{v1}$  is the effective driver resistance of the victim net. The node  $n_{v2}$  corresponds to the middle point of the coupling interconnects.  $R_{v2}$  is the resistance between the source and  $n_{v2}$ , and  $R_{v3}$  is the resistance between  $n_{v2}$  and the sink.  $C_c$  is the coupling capacitance between the victim and the aggressor. The capacitances  $C_{v1}$ ,  $C_{v2}$  and  $C_{v3}$  are represented as  $C_1/2$ ,  $(C_1 + C_2)/2$ , and  $C_2/2 + C_l$  respectively, where  $C_1$  is the wire capacitance from the source to  $n_{v2}$ ,  $C_2$  is the wire capacitance from  $n_{v2}$  to the sink, and  $C_l$  is the capacitance of the receiver. The parameters of the aggressor wire,  $R_{a1}$ ,  $R_{a2}$ ,  $R_{a3}$ ,  $C_{a1}$ ,  $C_{a2}$ ,  $C_{a3}$ , are determined similarly. Reference [17] also develops a method that can apply interconnects with branches into the model circuit of Fig. 2. We here omit the explanation of this application method.

In the circuit of Fig. 2, the peak voltage  $V_{peak}$  is expressed as follows [17].

$$V_{peak} = \frac{(R_{v1} + R_{v2})C_c V_{dd}}{\tau_v} \left( \frac{\tau_v}{\tau_a} \right)^{-\frac{\tau_a}{\tau_v - \tau_a}}, \quad (1)$$




Figure 2: An Equivalent Circuit of Two Partially-Coupled Interconnects for Crosstalk Estimation.

where

$$\tau_v = R_{v1}(C_{v1} + C_{v2} + C_c + C_{v3}) \quad (2)$$

$$+ R_{v2}(C_{v2} + C_c + C_{v3}) + R_{v3}C_{v3},$$

$$\tau_a = R_{a1}(C_{a1} + C_{a2} + C_c + C_{a3eff}) \quad (3)$$

$$+ R_{a2}(C_{a2} + C_c + C_{a3eff}),$$

$$C_{a3eff} = C_{a3} \left( 1 - e^{-T/R_{a3}C_{a3}} \right), \quad (4)$$

$$T = R_{a1}(C_{a1} + C_{a2} + C_c + C_{a3}) \quad (5)$$

$$+ R_{a2}(C_{a2} + C_c + C_{a3}).$$

### 2.2 Noise Superposition based on Timing Window Calculation

The proposed method evaluates the peak noise voltage caused by each aggressor separately, and calculates the maximum noise voltage at the sink by superposition. In linear systems, the principle of superposition holds. When the noise amplitude is not large, i.e. as long as CMOS gates can be treated as a linear resistance, the noise waveform at the sink of the victim can be represented as the superposition of the noise waveform from each aggressor wire. Reference [17] experimentally demonstrates that this assumption of noise superposition is reasonable in practical interconnects.

In the noise superposition, the relative timing of the transitions at the aggressor wires is an important factor. If we superpose two noises that never happen simultaneously, crosstalk noise is overestimated, and the estimated value is too pessimistic. In order to eliminate the overestimation, we calculate the timing window that is the timing range when a transition may occur and is defined as the range between  $EAT_l$  and  $LAT_l$ .  $EAT_l$  is the earliest time of signal arrival at the output of cell  $l$ , and  $LAT_l$  is the latest arrival time.  $EAT_l$  and  $LAT_l$  are calculated as follows.

$$EAT_l = \min_{m \in FI(l)} \{EAT_m + d_{m,l}^{min}\}, \quad (6)$$

$$LAT_l = \max_{m \in FI(l)} \{LAT_m + d_{m,l}^{max}\}, \quad (7)$$

where  $FI(l)$  is the set of the fan-in cells of cell  $l$ .  $d_{m,l}^{min}$  represents the minimum delay between the output of cell  $m$  to the output of cell  $l$  in the case that the aggressors and the victim change in the same transition direction simultaneously. Similarly,  $d_{m,l}^{max}$  is the maximum delay in the case that the transition direction of the victim is opposite to those of the aggressors.

The maximum noise voltage at the  $i$ -th sink of the victim net at

time  $t$ ,  $V_{max,i}(t)$ , is represented as follows.

$$V_{max,i}(t) = \sum_j^n k(t) \cdot V_{peak,j \rightarrow i}, \quad (8)$$

$$k(t) = \begin{cases} 1 & EAT_i \leq t \leq LAT_i \\ 0 & otherwise \end{cases} \quad (9)$$

where  $n$  is the number of the aggressors, and  $V_{peak,j \rightarrow i}$  is the noise voltage at the  $i$ -th sink caused by the  $j$ -th aggressor. We sweep time  $t$ , and find the maximum noise voltage at each victim net.

We here use a simple method [18] for estimating the maximum delay  $d_{m,l}^{max}$  and the minimum delay  $d_{m,l}^{min}$ . The other methods, such as Refs. [17, 19], can be also used. When we have to estimate timing window more tightly considering the dependence of  $d_{m,l}^{max}$  and  $d_{m,l}^{min}$  on the timing window, we should calculate timing window iteratively [20]. In this paper, this iterative calculation is not executed simply because of an implementation matter. There are no technical limitations. Reference [18] indicates that the upper bound of  $d_{m,l}^{max}$  can be estimated as follows; all coupling capacitances are converted into the 3X capacitances to the ground, and then cell delay and wire delay are calculated. As for  $d_{m,l}^{min}$ , coupling capacitances are replaced with the -1X capacitances to the ground. We utilize those upper and lower bound for  $d_{m,l}^{max}$  and  $d_{m,l}^{min}$ .

### 3. OPTIMIZATION ALGORITHM

In this section, the optimization algorithm for crosstalk noise reduction is discussed. The proposed algorithm reduces crosstalk noise under delay and transition time constraints. First, the optimization algorithm for the localized problem that includes one victim net and its adjacent nets is explained. This section then shows the overall algorithm that builds and solves the local optimization problems, considering the global optimality under delay constraints.

#### 3.1 Optimization Algorithm in Each Victim Net

First, the noise reduction algorithm for each victim net is explained. The proposed method downsizes the drivers of the adjacent aggressor wires in order to reduce the amount of crosstalk noise at the victim wire. When the driving strength of the aggressor wire becomes weak, i.e. the driver resistance  $R_{a1}$  becomes large, the time constant of the aggressor voltage source  $\tau_a$  increases (Eq. (4)). Then the maximum noise voltage  $V_{peak}$  (Eq. (1)) at the victim net consequently decreases. This relationship can be revealed from the partial derivative of  $V_{peak}$  respect to  $R_{a1}$  as follows.

$$\frac{\partial V_{peak}}{\partial R_{a1}} = \frac{\tau_v(C_a + C_c)}{(\tau_v - \tau_a)^2} \left( \log \frac{\tau_a}{\tau_v} - \frac{\tau_a}{\tau_v} + 1 \right) \cdot V_{peak} \leq 0. \quad (10)$$

In order to choose the driver of the aggressor wire to be downsized efficiently, a measure *priority* is devised.

$$priority_i = slack_i \cdot \sum_j^n V_{peak,i \rightarrow j}, \quad (11)$$

where  $V_{peak,i \rightarrow j}$  is the peak noise voltage at the  $j$ -th sink caused by the  $i$ -th aggressor net, and  $n$  is the number of sinks. The value  $slack_i$  represents the timing margin at the  $i$ -th aggressor net, and is defined as the time difference between the required time and the arrival time [21]. The measure *priority* <sub>$i$</sub>  becomes large in the case that the  $i$ -th adjacent net causes a large amount of noise and the timing constraint at the  $i$ -th aggressor net is not tight. Using this

measure, the proposed algorithm can find the aggressor net efficiently that has strong influence on the crosstalk noise at the victim net yet has little influence on the circuit delay.

One of the difficulties in crosstalk noise optimization is that each victim net also becomes an aggressor from the opposite standpoint. When the driver of an aggressor is downsized for reducing noise at the victim net, the noise at the aggressor may increase intolerably. We therefore calculate the peak noise voltages at both the victim and the aggressor wires, and find a proper driver size of the aggressor. For this purpose, we here minimize the sum of the squared noise voltage at the aggressor and the squared noise voltage at the victim.

**Step 1:** Calculate *priority* (Eq. (11)) for each adjacent aggressor net, and put all the aggressor nets into list  $L_l$ .

**Step 2:** Choose the aggressor net with the maximum *priority* from list  $L_l$ .

**Step 3:** Downsize the driver of the chosen aggressor net within the limit that the delay constraints and the transition time constraints are satisfied. The best size of the driver is decided such that the value of  $(V_v^2 + V_a^2)$  becomes the smallest, where  $V_v$  is the noise voltage at the victim net, and  $V_a$  is the noise voltage at the aggressor net. In the practical implementation, we try several driver sizes and calculate the value of  $(V_v^2 + V_a^2)$  and the circuit delay. We then choose the best size from those sizes without delay violation. Remove the aggressor net from  $L_l$ .

**Step 4:** If the noise voltage becomes smaller than the target value  $V_{target}$ , or if the list  $L_l$  becomes empty, finish the optimization procedure. Otherwise go back to **Step 2**. The value  $V_{target}$  is explained in the following section.

#### 3.2 Overall Optimization Algorithm

Section 3.1 discusses the optimization algorithm for the localized problem that contains one victim net and its adjacent aggressor nets. Next, the overall algorithm is discussed. This algorithm aims to reduce both the maximum noise voltage in a circuit and the number of nets with large amounts of noise.

The optimization iterates the following procedure from **Stage 1** to **Stage 4** for several times, as the value *threshold* is gradually decreased. The parameter *threshold* is used for selecting the nets to be optimized, and it ranges from 0 to 1. The nets whose noise voltages are larger than the product of *threshold* and the maximum noise voltage in the circuit are chosen as the optimization candidates. In the beginning, *threshold* is set close to 1 in order to reduce the maximum noise voltage intensively. In the end, *threshold* is set close to 0, and the most of the nets in the circuit are optimized.

**Stage 1:** Calculate the crosstalk noise at each net in the circuit.

**Stage 2:** Find the maximum voltage of crosstalk noise  $V_{max}$  in the circuit, and put the nets whose noise voltages are larger than  $V_{max} \times threshold$  into the candidate list  $L_o$ .

**Stage 3:** Choose the net with the maximum noise voltage in the list  $L_o$ , and execute the optimization explained in Sec. 3.1. The value of  $V_{max} \times threshold$  is given to the optimization as the target value. Remove the net from the list  $L_o$ , and update the information of timing window.

**Stage 4:** If the list  $L_o$  becomes empty, finish the optimization procedure. Otherwise go back to **Stage 3**.

When the timing constraints are given, the timing margin at each net should be utilized efficiently for reducing the crosstalk noise. Therefore the sequence of the nets to be optimized is critical and essential to obtain high-quality circuits. In order to reduce the maximum noise voltage, the proposed algorithm gives priority to the nets with large noise. **Stage 2** excludes the nets whose noise voltages are smaller than  $V_{max} \times threshold$  from the optimization candidates. In **Stage 3**, the nets are optimized in order of the amount of noise voltage.

In **Stage 3**, the target noise value  $V_{max} \times threshold$  is given to the localized optimization problem, in order to control the local optimization from the viewpoint of global optimality. The optimization result that the noise voltage is minimized in the localized problem may incur a bad local-minimum solution globally. This is because the timing margins, which may be utilized for reducing the noise at other nets, are wasted. The proposed algorithm hence stops the local optimization when the noise voltage becomes smaller than the target value. Thanks to the good sequence of the net to be optimized and setting the target noise value, the proposed method can reach a good solution under the delay constraints.

#### 4. EXPERIMENTAL RESULTS


This section shows the optimization results for crosstalk noise reduction. The circuits used for the experiments are an ALU in a DSP for mobile phone [22] (dsp\_alu) and the circuits included LGSynth93 benchmark sets (des). The circuit scale of dsp\_alu is 12547 cells, and the number of cells in des is 3414. The layout area of dsp\_alu is  $5.3(2.3 \times 2.3) \text{mm}^2$ , and the area of des is  $0.64(0.8 \times 0.8) \text{mm}^2$ . RC trees of interconnects are extracted from the layouts by a quasi-3D RC extract tool [24]. The coupling capacitances below 10fF are extracted as the capacitance to the ground, where the coupling capacitance of 10fF corresponds to the length of 230  $\mu\text{m}$ . The supply voltage is 3.3V.

Cell layouts are generated using VARDS [15, 16] in a 0.35 $\mu\text{m}$  process with three metal layers. The layout generation system VARDS can vary transistor widths in a cell while keeping the location of each pin. Exploiting this feature, the proposed method optimizes a detail-routed circuit without any wire modifications [14, 15]. The height of the generated cells is 13 interconnect-pitches. In transistor sizing, MOSFETs are down-sized within the range that VARDS can generate cell layouts. The maximum transistor width of standard driving-strength(x1) cells is 6.2 $\mu\text{m}$ . The transistor width can be reduced to 0.9 $\mu\text{m}$ . We characterize the resistance of a CMOS gate as 4 values;  $R_{Dp}$  and  $R_{Dn}$  are the driving resistances of the pull-up PMOS part and the pull-down NMOS part respectively, and  $R_{Hp}$  and  $R_{Hn}$  are the holding resistances.  $R_{Dp}$  and  $R_{Dn}$  are decided such that the propagation delay becomes the same with circuit simulation results [25].  $R_{Hp}$  and  $R_{Hn}$  are evaluated by the operating condition analysis of circuit simulation.


The initial circuits used for the experiments are designed for minimizing the circuit delay in a usual cell-base design style. The circuits are optimized under the delay constraints of the initial circuits' delay time. The given constraint of the transition time is 1.0ns and it is the same with the constraint given for the initial circuit design. The *threshold* value used in the optimization algorithm of Sec. 3.2 is varied from 0.98 at the beginning to 0.5 at the end of the optimization. The iteration number of the optimization of Sec. 3.2 is 6. Table 1 demonstrates the crosstalk noise optimization results. Figs. 3 and 4 show the distributions of the maximum noise voltage before and after the optimization. In des circuit, the maximum noise voltage is reduced from 0.40V to 0.19V by 53%. In dsp\_alu circuit, the maximum noise is reduced from 1.00V to 0.50V by 50%. The distribution is also shifted in the direction that

**Table 1: Noise Optimization Results.**

Circuit	Maximum Noise(V)		CPU Time(s)	# Cells
	Initial	Optimized		
des	0.40	0.19	12	3414
dsp_alu	1.00	0.50	604	12547




**Figure 3: Optimization Results for Crosstalk Noise Reduction (des).**



**Figure 4: Optimization Results for Crosstalk Noise Reduction (dsp\_alu).**

the noise voltage decreases. The number of nets whose noise voltages are over 0.5V is decreased from 59 to 3. The CPU times required for the optimization on an Alpha Station are 12 seconds in des(3.4k cells), and 604 seconds in dsp\_alu(13k cells). Here the CPU time for reading circuit and interconnect information files is excluded. After the detailed-routing, the crosstalk noise can be reduced considerably by downsizing the transistors inside cells while keeping the interconnects and the circuit delay unchanged. Our method reduces the risk of crosstalk noise problems at the final design stage followed by detail-routing, interconnect optimization and buffer insertion.

We finally demonstrate the accuracy of crosstalk noise estimation. The estimated noise voltage is compared with the circuit simulation results of actual circuits, i.e. interconnect with branches



**Figure 5: Accuracy of Peak Noise Estimation (des).**

driven by CMOS gates. Fig. 5 shows the accuracy of the peak noise estimation. Each dot corresponds to one victim net with one aggressor, i.e. this evaluation is before noise superposition. The average error is 10mV.

## 5. CONCLUSION

This paper proposes an optimization method for crosstalk noise reduction by transistor sizing. The proposed method optimizes the detail-routed circuits such that MOSFETs inside cells are downsized with interconnects unchanged. The effectiveness of the proposed method is experimentally verified using 2 benchmark circuits. The maximum noise voltage is reduced by more than 50% without delay increase after detail-routing, which reduces the failure risk of crosstalk noise and contributes to high-reliability LSI design.

## 6. REFERENCES

- [1] H. Zhou, and D. F. Wong, "Global Routing with Crosstalk Constraints," In *Proc. DAC*, pp.374-377, 1998.
- [2] P. Saxena, and C. L. Liu, "Crosstalk Minimization using Wire Perturbations," In *Proc. DAC*, pp.100-103, 1999.
- [3] T. Xue, E. S. Kuh, and D. Wang, "Post Global Routing Crosstalk Risk Estimation and Reduction," In *Proc. ICCAD*, pp.302-309, 1996.
- [4] C.-P. Chen and N. Menezes, "Noise-aware Repeater Insertion and Wire Sizing for On-chip Interconnect Using Hierarchical Moment-Matching," In *Proc. DAC*, pp. 502-506, 1999.
- [5] C. J. Alpert, A. Devgan, and S. T. Quay, "Buffer Insertion for Noise and Delay Optimization," In *Proc. DAC*, pp.362-367, 1998.
- [6] A. Vittal, L. H. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, "Modeling Crosstalk in Resistive VLSI Interconnections," In *Proc. Int'l Conf. on VLSI Design*, pp.470-475, 1999.
- [7] J. Cong, D. Z. Pan, and P. V. Srinivas, "Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization," In *Proc. ASP-DAC*, pp.373-378, 2001.
- [8] A. Vittal and M. Marek-Sadowska, "Crosstalk Reduction for VLSI," *IEEE Trans. CAD*, Vol. 16, No. 3, pp.290-298, March 1997.
- [9] I. H.-R. Jiang, Y.-W. Chang, and J.-Y. Jou, "Crosstalk-Driven Interconnect Optimization by Simultaneous Gate and Wire Sizing," *IEEE Trans. CAD*, Vol. 19, No. 9, pp.999-1010, September 2000.
- [10] M. R. Becer, D. Blaauw, S. Sirichotiyakul, R. Levy, C. Oh, V. Zolotov, J. Zuo and I. N. Hajj, "A Global Driver Sizing Tool for Functional Crosstalk Noise Avoidance," In *Proc. ISQED*, pp.158-163, 2001.
- [11] T. Xiao and M. Marek-Sadowska, "Crosstalk Reduction by Transistor Sizing," In *Proc. ASP-DAC*, pp.137-140, 1999.
- [12] S. Alwar, D. Blaauw, A. Dasgupta, A. Grinshpon, R. Levy, C. Oh, B. Orshav, S. Sirichotiyakul and V. Zolotov, "Clarinet: A noise analysis tool for deep submicron design," In *Proc. DAC*, pp.233-238, 2000.
- [13] T. Xiao and M. Marek-Sadowska, "Gate Sizing to Eliminate Crosstalk Induced Timing Violation," In *Proc. ICCD*, pp.186-191, 2001.
- [14] M. Hashimoto and H. Onodera, "Post-Layout Transistor Sizing for Power Reduction in Cell-Based Design," In *Proc. ASP-DAC*, pp.359-365, 2001.
- [15] H. Onodera, M. Hashimoto and T. Hashimoto, "ASIC Design Methodology with On-Demand Library Generation," In *Proc. Symposium on VLSI Circuits*, pp.57-60, 2001.
- [16] T. Hashimoto and H. Onodera, "Layout Generation of Primitive Cells with Variable Driving Strength," In *Proc. SASIMI*, pp.122-129, 2000.
- [17] M. Takahashi, M. Hashimoto, and H. Onodera, "Crosstalk Noise Estimation for Generic RC Trees," In *Proc. ICCD*, pp.110-116, 2001.
- [18] A. B. Kahng, S. Muddu and E. Sarto, "On Switch Factor Based Analysis of Coupled RC Interconnect," In *Proc. DAC*, pp.79-84, 2000.
- [19] P. Chen, D. A. Kirkpatrick and K. Keutzer, "Miller Factor for Gate-Level Coupling Delay Calculation," In *Proc. ICCAD*, pp.68-74, 2000.
- [20] R. Arunachalam, K. Rajagopal and L. T. Pileggi, "TACO: Timing Analysis With Coupling," In *Proc. DAC*, pp.266-269, 2000.
- [21] R. B. Hitchcock, G. L. Smith and D. D. Cheng, "Timing Analysis of Computer Hardware," *IBM Journal of Research and Development*, Vol. 26, No. 1, pp.100-105, January 1982.
- [22] T. Iwahashi, T. Shibayama, M. Hashimoto, K. Kobayashi and H. Onodera, "Vector Quantization Processor for Mobile Video Communication," In *Proc. ASIC/SOC Conf.*, pp.75-79, 2000.
- [23] Synopsys Inc., *Design Compiler Reference Manual*, 1998.
- [24] Arcadia Reference Manual. Synopsys, Inc., CA, 1999.
- [25] M. J. S. Smith, "Application-Specific Integrated Circuits," Addison Wesley Longman, Inc., 1997.