



ACM SIGDA Publications on CDROM

DAC 99

36th Design Automation Conference

June 21 - 25, 1999

New Orleans, LA

Copyright © 1999 by the Association for Computing Machinery, Inc (ACM). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that the copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from: Publications Dept. ACM, Inc., FAX +1-212-869-0481 or E-mail <permissions@acm.org>. For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

CDROM produced by ACM SIGDA CD-ROM Project.

ACM Order # 477991


ISBN 1-58113-109-7

Cover Page Front Matter Table of Contents
Session Index Author Index



PROCEEDINGS 1999

DESIGN AUTOMATION CONFERENCE®



Ernest N. Morial Convention Center,
New Orleans, LA, June 21 - 25, 1999

Sponsored by



PROCEEDING OF THE 36th DESIGNAUTOMATION CONFERENCE

The Association for Computing Machinery, Inc.
1515 Broadway
New York, NY 10036

Copyright © 1999 by the Association for Computing Machinery, Inc (ACM). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that the copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted.

To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from: Publications Dept. ACM, Inc., FAX +1-212-869-0481 or E-mail <permissions@acm.org>.

For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

ACM Order Number 477990
ISBN 1-58113-092-9

IEEE Catalog Number 99CH36361
ISBN 0-7803-5560-1 (Casebound Edition)
ISBN 0-7803-5561-X (Microfiche Edition)

Library of Congress Number 85-644924

ISSN 0738-100X

Additional copies may be ordered prepaid from:

ACM Order Department
P.O. Box 11405
New York, NY 10286-1405

(All other countries)
+1-212-626-0500
Fax: +1-212-944-1318
E-mail: acmhelp@acm.org

(U.S.A. and Canada)
Fax: 1-800-342-6626

Additional copies of this publication are available from:

IEEE Service Center
P.O. Box 1331
445 Hoes Lane
Piscataway, NJ 08855-1331

1-800-678-IEEE
1-732-981-1393
1-732-981-9667 (Fax)
833-233 (Telex)
customer.service@ieee.org (email)

Printed in the U.S.A.

General Chair's Welcome

General Chair's Welcome

Welcome to the 36th annual Design Automation Conference (DAC). DAC is organized to facilitate technical interchanges among design automation researchers and developers, the engineers who use DA systems, and the vendors who provide both DA systems and silicon. It has become the premier conference for the presentation of research and development work in electronic design automation (as part of the Design Tools track) and is quickly emerging as the preferred conference for presenting next generation electronic circuits and systems design experiences (as part of the Design Methods track). DAC also continues to be the forum where the EDA industry exhibits leading edge products and makes new product announcements. In its second year, Silicon Village ensures that silicon and IP vendors are also represented at the conference.

These Proceedings, representing an outstanding technical program, were assembled under the leadership of this year's Co-Program Chairs, Randy Bryant and Bryan Ackland, and Panel Chair, Jim Rowson. 451 papers from around the world were submitted to the Design Tools and Design Methods tracks, and were reviewed by over 700 EDA and system design professionals. These reviews, along with a detailed examination by the Technical Program Committee, yielded the 154 papers included in this Proceedings and to be presented at the conference. These papers are complemented by seven panel sessions, sixteen invited papers, four embedded tutorials and three university design contest paper finalist. A special mini-track, consisting of one panel and two sessions of invited papers, will take DAC's first look at how traditional CAD and embedded system software tools will converge to meet the special needs of embedded systems.

I want to thank all of the people who contributed to making DAC *the* premier conference for electronic design automation and design methods: the DAC Executive Committee, the Technical Program Committee, the Exhibitor Liaison Committee, MPAssociates, Inc., and especially the exhibitors, authors, speakers, session organizers and session chairs. DAC is sponsored by ACM/SIGDA, IEEE Circuits and Systems Society, and the EDA Consortium. Their members represent the breadth of DAC's participants and we are thankful for their continued and active support.

Welcome to New Orleans and the 36th Design Automation Conference. We wish you a very productive and fun-filled week in a southern city famous for its old-world charm, creative jazz and fine dining. We trust that you will find these Proceedings to be a valuable resource and reference for many years to come.

Mary Jane Irwin

General Chair, 36th Design Automation Conference

EXECUTIVE COMMITTEE



GENERAL CHAIR

Mary Jane Irwin
Penn State Univ.
Dept. of CSE
220 Pond Lab.
University Park, PA 16802-6106
(814) 865-1802
mji@cse.psu.edu



VICE CHAIR

Giovanni De Micheli
Stanford Univ.
Gates Computer Science Bldg., Rm. 333
Stanford, CA 94305-9030
(650) 725-3632
nanni@galileo.stanford.edu



TECHNICAL PROGRAM CO-CHAIR, DESIGN TOOLS

Randal E. Bryant
Carnegie Mellon Univ.
School of CS
5000 Forbes Ave.
Pittsburgh, PA 15213
(412) 268-8821
randy.bryant@cs.cmu.edu



TECHNICAL PROGRAM CO-CHAIR, DESIGN METHODS

Bryan D. Ackland
Lucent Technologies, Bell Labs.
101 Crawfords Corner Rd.
Rm. 4E-508
Holmdel, NJ 07733-1900
(732) 949-7248
bda@lucent.com



FINANCE CHAIR

Ellen J. Yoffa
IBM Corp.
T.J. Watson Research Ctr.
P.O. Box 218, Rm. 33-109
Yorktown Heights, NY 10598
(914) 945-3270
yoffa@watson.ibm.com



TUTORIAL CHAIR

Antun Domic
Synopsis, Inc.
700 E. Middlefield Rd., M/S 142
Mountain View, CA 94043-4033
(650) 943-5088
domic@synopsys.com



PANEL CHAIR

James Rowson
Consultant
1864 Mohican Ct.
Fremont, CA 94539
(510) 659-8422
jimr@home.com



EDA INDUSTRY CHAIR

Thomas P. Pennino
Lucent Technologies, Bell Labs.
101 Crawfords Corner Rd.
Rm. 2J - 312
Holmdel, NJ 07733
(732) 949-7340
tpennino@lucent.com



ELECTRONIC MEDIA CHAIR

Jan M. Rabaey
Univ. of California
Dept. of EECS, 511 Cory Hall
Berkeley, CA 94720
(510) 643-8206
jan@eecs.berkeley.edu



PUBLICITY CHAIR

Ian Getreu
Analogy, Inc.
9205 SW Gemini Dr.
Beaverton, OR 97008
(503) 520-2716
iang@analogy.com

EXECUTIVE COMMITTEE (cont.)



EUROPE/MIDDLE EAST REPRESENTATIVE
Bernard Courtois
TIMA
46, avenue Felix Viallet
Grenoble Cedex, France 38031
(33) 476-57-4615
bernard.courtois@imag.fr



PAST CHAIR
Basant R. Chawla
Lucent Technologies
283 King George Rd., Rm. E4D43
Warren, NJ 07059
(908) 559-5281
bchawla@lucent.com



ACM REPRESENTATIVE
Steven P. Levitan
Univ. of Pittsburg
Dept. of CS, 348 Benedum Engr. Hall
Pittsburgh, PA 15261
(412) 648-9663
steve@ee.pitt.edu



ASIA/S. PACIFIC REPRESENTATIVE
Fumiyasu Hirose
Cadence Design Systems, Inc.
Shin-Yokohama Square Bldg.
2-3-12 Shin-Yokohama, Kohoku-ku
Yokohama 222-0033, Japan
(81) 45-475-7931
hirose@cadence.com



IEEE-CAS REPRESENTATIVE
Michael Lightner
Univ. of Colorado
Dept. of ECE, Campus Box 425
Boulder, CO 80309-0425
(303) 492-5180
lightner@boulder.colorado.edu



EDAC REPRESENTATIVE
Larry Eberle
Synopsys, Inc.
700 E. Middlefield Rd.
Mountain View, CA 94043-4033
(650) 694-4418
leberle@synopsys.com



DEMO SUITE MANAGER
Lee Wood
MPAssociates, Inc.
5305 Spine Rd., Ste. A
Boulder, CO 80301
(303) 530-4562
lee@dac.com



OPERATIONS MANAGER
Kevin Lepine
MPAssociates
5305 Spine Rd., Ste. A
Boulder, CO 80301
(303) 530-4562
kevin@dac.com



EXHIBIT MANAGER
Marie R. Pistilli
MPAssociates, Inc.
5305 Spine Rd., Ste. A
Boulder, CO 80301
(303) 530-4562
marie@dac.com



CONFERENCE MANAGER
P.O. Pistilli
MPAssociates, Inc.
5305 Spine Rd., Ste. A
Boulder, CO 80301
(303) 530-4562
pat@dac.com

Technical Program Committee

Randal E. Bryant
Design Tools Co-Chair
Carnegie Mellon Univ.
School of CS
Pittsburgh, PA 15213
(412) 268-8821
randy.bryant@cs.cmu.edu

David T. Blaauw
Motorola, Inc.
Advanced Design Tech.
Bridgepoint, Plaza 1
5918 W. Courtyard Dr., Ste. 330
Austin, TX 78730
(512) 794-4356
blaauw@udsl.sps.mot.com

Ivo Bolsens
IMEC
VSDM, Kapeldreef 75
Leuven, B-3001 Belgium
(32) 16-281-211
bolsens@imec.be

Anantha Chandrakasan
Massachusetts Inst. of Tech.
Dept. of EE, Rm. 38-107
50 Vassar St.
Cambridge, MA 02139
(617) 258-7619
anantha@mtl.mit.edu

Mojy C. Chian
Rockwell Semiconductor Systems
4311 Jamboree Rd.
MS EO3-301
Newport Beach, CA 92660-3095
(949) 221-1080
mojy.chian@rss.rockwell.com

Luc Claesen
IMEC/Katholieke Univ. Leuven
Kapeldreef 75
Leuven, B-3001 Belgium
(32) 16-281-203
claesen@imec.be

Nanette Collins
Consultant
37 Symphony Rd., Unit A
Boston, MA 02115
(617) 437-1822
nanette@nvc.com

Jason Cong
Univ. of California
4711 Boelter Hall
Dept. of CS
Los Angeles, CA90095
(310) 206-2775
cong@cs.ucla.edu

Bryan D. Ackland
Design Methods Co-Chair
Lucent Technologies, Bell Labs.
101 Crawfords Corner Rd., Rm. 4E-508
Holmdel, NJ 07733-1900
(732) 949-7248
bda@lucent.com

Patrick Groeneveld
Magma Design Automation
2 Results Way
Cupertino, CA 95014
(408) 864-2045
patrick@magma-da.com

Rajesh K. Gupta
Univ. of California
444 Computer Science, 208B IREF
Irvine, CA 92697
(714) 824-8052
rgupta@ics.uci.edu

Randolph E. Harr
Synopsis, Inc.
700 E. Middlefield Rd.
Mountain View, CA 94043-4033
(415) 694-1927
rharr@synopsys.com

Takahide Inoue
Sony Corp.
530 Cottonwood Dr.
Milpitas, CA95035
(408) 955-4279
inoue@itc.sca.sony.com

Andrew B. Kahng
Univ. of California
Dept. of CS, 3713 Boelter Hall
Los Angeles, CA90024-1596
(310) 206-7073
abk@cs.ucla.edu

Asawaree Kalavade
Bell Labs., Lucent Technologies
600 Mountain Ave., Rm. 2B-239
Murray Hill, NJ 07974
(908) 582-1711
kalavade@bell-labs.com

Timothy Y. Kam
Intel Corp.
Strategic CAD Labs., JFT-102
5200 NE Elam Young Pkwy.
Hillsboro, OR 97124-6497
(503) 264-7536
tkam@ichips.intel.com

David Ku
Escalade Corp.
2575 Augustine Dr.
Santa Clara, CA 95054
(408) 654-1617
ku@escalade.com

Technical Program Committee (cont.)

Andreas Kuehlmann
Univ. of California
Dept. of EECS
520 Cory Hall
Berkeley, CA94720
(510) 643-7370
kuehl@eecs.berkeley.edu

Tadahiro Kuroda
Toshiba Corp.
System ULSI Engineering Lab.
580-1 Horikawa-cho, Saiwai-ku
Kawasaki, 210-8520 Japan
(81) 44-548-2341
tadahiro.kuroda@toshiba.co.jp

Luciano Lavagno
Politecnico di Torino
Dept. of Elettronica
Corso Duca degli, Abruzzi 24
Torino, 10129 Italy
(39) 011-564-4150
lavagno@polito.it

Sharad Malik
Princeton Univ.
Dept. of EE
Princeton, NJ 08544
(609) 258-4625
sharad@ee.princeton.edu

Alan Mantooth
Analogy, Inc.
9205 SW Gemini Dr.
Beaverton, OR 97075-1669
(503) 626-9700
mantooth@enr.uark.edu

Malgorzata Marek-Sadowska
Univ. of California
Dept. of ECE
Santa Barbara, CA 93106
(805) 893-2721
mms@ece.ucsb.edu

Teresa Meng
Stanford Univ.
CIS Bldg., Rm. 209
Stanford, CA 94121-4070
(650) 725-3636
meng@mojave.stanford.edu

Mike Murray
Acuson Corp.
1220 Charleston Rd.
MS L-1, Box 7393
Mountain View, CA 94039-7393
(650) 694-5876
mikem@acuson.com

Farid N. Najm
Univ. of Illinois
Coordinated Science Lab.
1308 W. Main St.
Urbana, IL 61801
(217) 333-7678
najm@uiuc.edu

Kunle Olukotun
Stanford Univ.
Gates Computer Science Bldg.
Gates 3A, Rm. 302
Stanford, CA 94305-9030
(415) 725 3713
kunle@ogun.stanford.edu

Hidetoshi Onodera
Kyoto Univ.
Dept. of Electronics & Comm.
Sakyo-ku
Kyoto, 606-8501 Japan
(81) 75-753-5313
onodera@tamaru.kuee.kyoto-u.ac.jp

Joel R. Phillips
Cadence Design Systems, inc.
555 River Oaks Pkwy.
Bldg. 3, M/S3B1
San Jose, CA95134
(408) 944-7983
jrp@cadence.com

Miodrag Potkonjak
Univ. of California
3532G Boelter Hall, Dept. of CS
Los Angeles, CA 90024
(310) 825-0790
miodrag@cs.ucla.edu

Janusz Rajski
Mentor Graphics Corp.
8005 SW Boeckman Rd.
Wilsonville, OR 97070-7777
(503) 685-4797
rajski@wv.mentorg.com

Louis Scheffer
Cadence Design Systems, Inc.
555 River Oaks Pkwy.
Bldg. 2, MS 2B1
San Jose, CA 95134
(408) 944-7114
lou@cadence.com

Sunil D. Sherlekar
Silicon Automation Systems
3008, 12th B Main, 8th Cross
HAL 2nd Stage, Indiranagar
Bangalore, 560008 India
(91) 80-528-1461
sds@sasi.com

Technical Program Committee (cont.)

Vivek Tiwari
Intel Corp.
2200 Mission College Blvd.
MS-SC12-603
Santa Clara, CA 95052-8119
(408) 765-0589
vivek.tiwari@intel.com

Kazutoshi Wakabayashi
NEC Corp.
C&C Research Labs.
4-1-1 Miyazaki
Kawasaki, 216 Japan
(81) 44-856-2134
wakaba@ccm.cl.nec.co.jp

Neil Weste
Macquarie Univ.
Electronics Dept.
Sydney, NS 2109 Australia
(61) 2-9850-9149
new@mpce.mq.edu.au

Telle Whitney
Malleable Microsystems
2440 W. El Camino, Ste. 620
Mountain View, CA 94040
(650) 938-7500
telle@malleable.com

Kenji Yoshida
Toshiba Corp.
580-1 Horikawa-Cho Saiwai-ku
Kawasaki, 210 Japan
(81) 44 548 2400
kyoshida@eecvun.eec.toshiba.co.jp

Yervant Zorian
LogicVision, Inc.
101 Metro Dr., Third Fl.
San Jose, CA95110
(408) 453-0146
zorian@lvision.com

Panel Sub-Committee

James Rowson
Consultant
1864 Mohican Ct.
Fremont, CA 94539
(510) 659-8422
jimr@home.com

Nanette Collins
Consultant
37 Symphony Rd., Unit A
Boston, MA 02115
(617) 437-1822
nanette@nvc.com

Randolph E. Harr
Synopsys, Inc.
700 E. Middlefield Rd.
Mountain View, CA94043-4033
(650) 694-1927
rharr@synopsys.com

Takahide Inoue
Sony Corp.
530 Cottonwood Dr.
Milpitas, CA 95035
(408) 955-4279
inoue@itc.sca.sony.com

Andrew B. Kahng
Univ. of California
Dept. of CS, 3713 Boelter Hall
Los Angeles, CA 90024-1596
(310) 206-7073
abk@cs.ucla.edu

Mike Murray
Acuson
1220 Charleston Rd.
MS L-1, Box 7393
Mountain View, CA94039-7393
(650) 694-5876
mikem@acuson.com

Embedded Software Sub-Committee

James Rowson
Consultant
1864 Mohican Ct.
Fremont, CA 94539
(510) 659-8422
jimr@home.com

Nanette Collins
Consultant
37 Symphony Rd., Unit A
Boston, MA 02115
(617) 437-1822
nanette@nvc.com

Randolph E. Harr
Synopsys, Inc.
700 E. Middlefield Rd.
Mountain View, CA94043-4033
(650) 694-1927
rharr@synopsys.com

Takahide Inoue
Sony Corp.
530 Cottonwood Dr.
Milpitas, CA 95035
(408) 955-4279
inoue@itc.sca.sony.com

Andrew B. Kahng
Univ. of California
Dept. of CS, 3713 Boelter Hall
Los Angeles, CA 90024-1596
(310) 206-7073
abk@cs.ucla.edu

Mike Murray
Acuson
1220 Charleston Rd.
MS L-1, Box 7393
Mountain View, CA 94039-7393
(650) 694-5876
mikem@acuson.com

1999 IEEE Fellows

- **Aart J. de Geus** - Synopsys, Inc., Los Altos, CA
"For leadership in developing and commercializing logic synthesis technology"
- **Pinaki Mazumder** - Univ. of Michigan, Ann Arbor, MI
"For contributions to the field of VLSI design"

1998 ACM Kanellakis Award

The 1998 ACM Kanellakis Award for Theory and Practice was awarded to:

Randal E. Bryant - Carnegie Mellon Univ., Pittsburgh, PA

Edmund M. Clarke, Jr. - Carnegie Mellon Univ., Pittsburgh, PA

E. Allen Emerson - Univ. of Texas, Austin, TX

Kenneth L. McMillan - Cadence Design Systems, Inc., Berkeley, CA

for their invention of:

“Symbolic Model Checking”

1999 SIGDA Distinguished Service Awards

The Association for Computing Machinery/Special Interest Group on Design Automation (ACM/SIGDA) presents its Distinguished Service Award to Professor C.L. Liu, National Tsing Hua University, Hsinchu, Taiwan, ROC, for contributions to the Design Automation Community and for creating the journal ACM Transactions on Design Automation of Electronic Systems (TODAES).

1999 SIGDA Doctoral Thesis Awards

- Inaugural Winner - **Dirk Stroobandt** - Univ. of Ghent, Ghent, Belgium, for:
Analytical Methods for a priori Wire Length Estimates in Computer Systems.
- Honorable Mention - **Naresh Maheshwari** - Iowa State Univ., Ames, Iowa, for:
Fast Algorithms for Retiming Large Digital Circuits.

1999 Best Paper Award

This year, awards were made for the best papers in four categories. Winners were determined from detailed reviews of the accepted papers in the technical sessions. Each award is accompanied by a plaque and a cash award of \$400. The awards are given by ACM/SIGDA (Special Interest Group on Design Automation), IEEE/CAS (Institute of Electrical and Electronics Engineers/Circuits and Systems Society) and EDA Consortium (Electronic Design Automation Companies).

PHYSICAL AND ELECTRICAL DESIGN, MODELING, AND ESTIMATION

Paper 6.1: *Area Optimization of VLSI Power/Ground Networks Via Sequence of Linear Programmings*

Authors: Xiangdong Tan, C.J. Richard Shi, Dragos Lungeanu

Affiliation: Univ. of Washington, Seattle, WA

Authors: Jyh-Chwen Frank Lee, Li-Pen Yuan

Affiliation: Avant! Corp., Fremont, CA

LOGIC-LEVEL TESTING, SIMULATION, AND SYNTHESIS

Paper 42.2: *Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme*

Authors: Huan-Chih Tsai, Kwang-Ting Cheng

Affiliation: Univ. of California, Santa Barbara, CA, Bell Labs.

Author: Sudipta Bhawmik

Affiliation: Lucent Technology, Princeton, NJ

HIGH-LEVEL SYNTHESIS, VERIFICATION, AND CO-DESIGN

Paper 18.1: "Coverage Estimation for Symbolic Model Checking"

Authors: Yatin V. Hoskote, Timothy Kam, Xudong Zhao

Affiliation: Intel Corp., Hillsboro, OR

Author: Pei-Hsin Ho

Affiliation: Synopsys, Inc., Beaverton, OR

DESIGN METHODOLOGY

System Level Design Methodology

Paper 4.1: *Common Case Computation: A High Level Power Optimization Technique*

Authors: Ganesh Lakshminarayana, Anand Raghunathan

Affiliation: NEC USA, Princeton, NJ

Authors: Sujit Dey, Kamal S. Khouri

Affiliation: Princeton Univ., Princeton, NJ

Author: Niraj K. Jha

Affiliation: Univ. of California at San Diego, La Jolla, CA

Technology Driven Design Methodology

Paper 28.1: *Reducing Cross Coupling Among Interconnect Wires in Deep Sub-Micron Datapath Design*

Author: Joon-Seo Yim

Affiliation: LG CIT, Seoul, Korea

Author: Chong-Min Kyung

Affiliation: KAIST, Taejon, Korea

Advancement in Computer Science and Electrical Engineering Undergraduate Scholarships

The objective of the ACSEE Scholarship program is to increase the pool of professionals in Electrical Engineering and Computer Science from under-represented groups (Women, African American, Hispanic, Native American, and Physically Challenged). In 1989, ACM Special Interest Group on Design Automation (SIGDA) began providing the program. Beginning in 1993, the Design Automation Conference provides the funds for the scholarship and SIGDA continues to administer the program for DAC. DAC normally funds two \$4000 scholarships renewable up to 5 years to graduating high school seniors. In 1999 the IEEE Circuits and Systems Society also sponsored one scholarship.

The 1999 winners will be announced at the Conference. The 1998 winners were:

1998 DAC ACSEE Undergraduate Scholarships

DAC \$4K: Rashadd Hines, Chicago, IL - attending Howard Univ.

DAC \$4K: Brian Kevin McCabe, Holbrook, AZ - attending Arizona State Univ.

For more information about the ACSEE Scholarship, please contact Dr. Cherrice Traver, EE/CS Department, Union College, Schenectady, NY 12308 email: traverc@doc.union.edu.

Design Automation Conference Graduate Scholarships

Each year the Design Automation Conference sponsors several \$24,000 scholarships to support graduate research and study in Design Automation (DA), with emphasis in "design and test automation of electronic and computer systems". Each scholarship is awarded directly to a university for the Faculty Investigator to expend in direct support of one or more DA graduate students.

The criteria for granting such a scholarship expanded in 1996 to include financial need. The criteria are: the academic credentials of the student(s); the quality and applicability of the proposed research; the impact of the award on the DA program at the institution; and financial need. Preference is given to institutions that are trying to establish new DA research programs.

Information on next year's DAC scholarship award program will be available on the DAC World Wide Web page at: <http://www.dac.com>, under general information and the 37th DAC scholarship program.

Design Automation Conference Graduate Scholarship Awards

- Prof. John Lillis of the University of Illinois, Chicago, IL, for Sung-Woo Hur and Ashok Jagannathan. Their project is entitled, *New Techniques for Timing-Driven Placement*.
- Prof. Miodrag M. Potkonjak of the University of California, Los Angeles, CA, for Darko Kirovski and Gang Qu. Their project is entitled, *Intellectual Property Protection for VLSI CAD*.
- Prof. Srinivas Katkoori of the University of South Florida, Tampa, FL, for Stelian Alupoaei and Udaykumar Anumalachetty. Their project is entitled, *RT-Level Route-and-Place Design Methodology for Delay and Power Optimization in DSM Regime*.

Design Automation Conference Graduate Scholarship Committee

The 1999 DAC Scholarship Committee was comprised of the following people:

James P. Cohoon, University of Virginia (Chair)

Michael Lightner, University of Colorado

Sylvia Nesson, Synopsys, Inc.

OPENING KEYNOTE ADDRESS



Paul Otellini
Executive Vice President
Intel Corp.
Santa Clara, CA

March of Technology

Technology continues to progress at an ever-increasing rate. Semiconductor advancements and computing platforms are being introduced according to Moore's Law and delivering exciting new capabilities for the entire computer and electronics industry. The cornerstone for these platform solutions from basic computing to high performance workstations and servers is rapidly becoming Intel Architecture.

Paul Otellini will provide insight into trends impacting the computing industry and specifically design automation. Mr. Otellini will discuss the challenges facing designers in their quest to stretch the laws of physics, how Intel is taking on that challenge, and demonstrate solutions powered by new and compelling technology.

Paul Otellini is Executive Vice President of the Intel Architecture Business Group. He is responsible for Intel's computing business units, including the Desktop Products Group, Workstation Products Group, the Mobile and Handheld Products Group, the Enterprise Server Group, Home Products Group, and Reseller Products Group. These organizations together represent Intel's product development and marketing activities around the Intel Architecture set of microprocessors.

THURSDAY KEYNOTE ADDRESS



Aart de Geus

Chair, EDA Consortium
Chief Executive Officer, Synopsys, Inc.
Mountain View, CA

EDA to the Rescue of System on a Chip

Silicon capacity has doubled every 18 months and will continue to do so for some time. While spiraling gate counts allow designers to pack more and more functions onto a single piece of silicon, they also highlight our inability to keep up with such staggering complexity. The good news is that EDA technology will be the enabler for designers who want to take advantage of this increasing silicon capacity. This presentation will outline the specific challenges facing the EDA industry and its customers in the coming years - as well as predictions for the solutions that will be adopted.

Dr. Aart J. de Geus is Chairman and CEO of Synopsys, Inc. Since co-founding Synopsys in 1986, Dr. de Geus has grown the company from a start-up focused on breakthrough synthesis technology to an international EDA market leader with over 2,900 employees. Today, Synopsys is focused on delivering a complete line of best-in-class EDA software, technologies, intellectual property reuse, and consulting services necessary to succeed in the era of deep submicron and system-on-a-chip design.

Dr. de Geus is considered one of the leading experts worldwide in electronic design automation and frequently speaks on the direction of the EDA industry and its technology. In April 1998, Dr. de Geus was elected Chairman of the Board of the EDA Consortium. Dr. de Geus has also served on the Board of Governors of the IEEE Circuits and Systems Group and as Chairman of the Computer and Network Design (CANDE) group. For his many achievements in the field of electronics, Dr. de Geus was made a Fellow of the Institute of Electrical and Electronics Engineers in January 1999. He holds an M.S.E.E. from the Swiss Federal Polytechnical Institute and a Ph.D. in electrical engineering from Southern Methodist University.

REVIEWERS

A total of 390 manuscripts were submitted to the 1999 DAC. The Conference Executive and Technical Program Committees wish to acknowledge the time and effort spent by the following people who reviewed these manuscripts and returned the review forms completed. Our thanks to all of those who participated and contributed to the success of the Conference.

Mark D. Aagaard	Mario Battu	Andrew E. Caldwell
Magdy S. Abadir	Rajesh K. Bawa	Paolo E. Camurati
Martin Abrahams	Derek L. Beatty	Francisco Cano
Miron Abramovici	James E. Beck	Juan Antonio Carballo
Jay Adams	Bernd Becker	Luca P. Carloni
R. Dean Adams	Peter A. Beerel	Robert Carragher
Alexandro Magno Adario	Dirk Behrens	Francky Catthoor
Thorsten M. Adler	Bill Bell	Krishnendu Chakrabarty
Vishwani D. Agrawal	Jeffrey L. Bell	Abhijeet Chakraborty
Robert Aitken	Tarek Ben Ismail	Tapan J. Chakraborty
Hussain Al-Asaad	Mladen Berekovic	Tharini Chakraborty
Charles J. Alpert	Michael Bershteyn	Sreejit Chakravarty
Hans Peter Amann	Jayaram Bhasker	Sam Chamoun
Enamul Amyeen	Bhargab Bhattacharya	Francis Chan
Jason Helge Anderson	Debashis Bhattacharya	Jim Chih-Wei Chang
Reis Andro	Peter Bingley	Jui-Ming Chang
Kurt Antreich	Nguyen Ngoc Binh	Shih-Chieh Chang
Rafael Aquino	Sam Bishai	Yao-Wen Chang
Guido Araujo	Gosta Pada Biswas	Laurent F. Chaouat
Laurent Arditi	Peter Blinzer	Karam S. Chatha
Shawki Areibi	Stephen Blythe	Parimal Pal Chaudhuri
Bogdan Arsintescu	Alessandro Bogliolo	Praveen Chawla
Harm Arts	Pascal Bolcato	Chung-Ping Chen
Naveena Aswadhati	Cristiana Bolchini	Howard H. Chen
William W. Au	Carsten Borchers	Ihao Chen
Bechir Ayari	Samir Boubezari	Lauren Hui Chen
James H. Aylor	Eric Bracken	Rita Yu Chen
Rosa Maria Badia	Ansgar Bredendfeld	Sao-Jie Chen
Franklin M. Baez	Melvin A. Breuer	Xinghao Chen
Brian Bailey	Forrest D. Brewer	Yirng-An Chen
Raminder S. Bajwa	Jay B. Brockman	Yu Chen
Felice Balarin	Richard B. Brown	Zhan Chen
Bradley Barber	Thomas Buechner	Zhanping Chen
Erich Barke	Giacomo Buonanno	David I. Cheng
Jeffrey Barkley	Jerry R. Burch	Wu-Tung Cheng
Clark W. Barrett	Fred Burghardt	Brian V. Chess
John Bartholomew	Holger Busch	Chun-Ping George Chi
John G. Bate	Gianpiero Cabodi	Massino Chiappone

REVIEWERS (cont.)

Eli Chiprout	John Duh	Nobuyuki Goto
Yong Cho	Klaus Eckl	Scott Gould
Hoon Choi	Martyn Edwards	Shankar G. Govindaraju
Kiyoung Choi	Stephen A. Edwards	F. Gail Gray
Pai Chou	Hans Eisenmann	Gary S. Greenstein
Amit Chowdhary	Cindy Eisner	J.P. Grossman
Salim Chowdhury	Petru Eles	John S. Grout
Malgorzata Chrzanowska-	Ibrahim M. Elfadel	Lov Grover
Jeske	Norman J. Elias	Xinli Gu
Paul Coene	Chris Ellingham	Carlo Guardiani
David A. Coleman	Mark Engels	Wolfgang Guenther
Martin Coors	Ehat Ercanli	Amar Guettaf
Alan J. Coppola	John P. Eurich	Michaela Guiney
Tedd Corman	Adrian Evans	Pei-Ning Guo
Fulvio Corno	Elias L. Fallon	Subodh Gupta
Henk Corporaal	Erin P. Fassio	Sumit Gupta
Donald Cottrell	Gary K. Fedder	Ian A. Guylar
Olivier R. Coudert	Fabrizio Ferrandi	Dong S. Ha
Bernard Courtois	Marie-Lise Flottes	Soonhoi Ha
Maurizio Damiani	Mark S. Fredrickson	Winfried F. Hahn
Joseph P. Damore	Jerry Frenkil	Ibrahim N. Hajj
Ali Dasdan	Eby G. Friedman	Ilker Hamzaoglu
Bharat P. Dave	Hiroshige Fujii	Klaus Harbich
Alper Demir	Masahiro Fujita	Justin Harlow
David Dempster	George Gadelkarim	Soha Hassoun
Anirudh Devgan	Anthony J. Gadiant	Gagan Hasteer
Allen M. Dewey	Sreelakshmi Ganesan	Toshihiro Hattori
Lewis W. Dewey	Joseph Ganley	Tsunemasa Hayashi
Nagu R. Dhanwada	Andreas Ganz	John P. Hayes
Abhijit Dharchoudhury	Youxin Gao	Lei He
Ajit T. Dingankar	David Garrett	Jim Heaton
Alex Doboli	Marc Geilen	Lars Hedrich
Rainer Doemer	Reiner Geneviere	Sybille Hellebrand
Antun Domic	Vassilios Gerousis	Ahmed Hemani
Stephane Donnay	Andreas Gerstlauer	Manfred Henftling
Bernard J. Doray	Indradeep Ghosh	Joerg Henkel
Dean Drako	Ekaterini E. Gikas	Joerg Hilgenstock
Nicole Drechsler	Dimitris Gizopoulos	Dwight D. Hill
Rolf Drechsler	Manish Goel	Ken Hines
Anthony D. Drumm	Nishith Goel	Kanji Hirabayashi
Ashvin Dsouza	Kenji Goto	Mokhtar Hirech

REVIEWERS (cont.)

Kei Hirose	Junwei Jiang	Reiner Kolla
Pei-Hsin Ho	Yanbin Jiang	Hisao Kolzumi
Simon Hobbs	Yi-Min Jiang	Venk Kommu
Gerhard Hobler	Frank M. Johannes	Alex Kondratyev
Andreas Hoffmann	K.D. Jones	Kamal J. Koshy
Ulrich Holtmann	Robert B. Jones	Andrzej Krasniewski
Inki Hong	Gjalt de Jong	Byron Krauter
Seong K. Hong	Luli Josephson	Dilip Krishnaswamy
Wei Hong	Jing-Yang Jou	Krzysztof Kuchcinski
Yatin V. Hoskote	Attila Jurecska	Kayhan Kucukcakar
Michael S. Hsiao	Knut Just	Prabhakar Kudva
Harry Hsieh	Biju Kalathil	Anshul Kumar
Pao-Ann Hsiung	Sudhakar Kale	Keiichi Kurokawa
Frank F. Hsu	Robert L. Kanzelman	Ganesh Lakshminarayana
J.J. Hsu	William H. Kao	William Lam
Xiaobo Hu	Ashish Kapoor	Roberto Landrau
Ing-Jer Huang	Tanay Karnik	Remi Larcheveque
Jiun-Lang Huang	Ramesh Karri	Rudy Lauwereins
Pujiang Huang	John E. Karro	Chunho Lee
Jose L. Huertas Diaz	Maddumage Karunaratne	Jens Leenstra
Christophe P. Hui-Bon-Hoa	Meenakshi Kaul	Miriam Leeser
Jos A. Huiskens	Yoshiyuki Kawakami	Daksh Lehter
Pujiang Hunag	Wuudiann Ke	Samir Lejmi
Patrick Hung	Udo Kepschull	Rainer Leupers
Syed Zakir Hussain	Holger Keding	Regis Leveugle
Michael Hutton	Martin Keim	Samuel Levitin
Yeanyow Hwang	Pratibha Kelapure	Tong Li
Akihiko Inoue	Kevin J. Kerns	Yanbing Li
C. Norris Ip	Sunil Khatri	Ying-Meng Li
Shinya Ishihara	Kei-Yong Khoo	Luigi Licciardi
Ramy Iskander	Bruce Kim	John Lillis
Balakrishnan Iyer	Kyosun Kim	Antonio Lioy
Mahesh A. Iyer	Shinji Kimura	Ying Liu
Neil G. Jacobson	Yoshiaki Kinoshita	Yu Liu
Margarida Jacome	Darko Kirovski	Juan Carlos Lopez
Ajai Jain	Michael Kishinevsky	Michael Lorenzetti
Alvin Jee	Elizabeth Kissoon-Dunn	Jinan Lou
Pradip Jha	Robert H. Klenke	Yufeng Luo
Kyoung-Son Jhang	Mathias Klenne	Cliff L. Ma
Hui-Ru Jiang	Kolar L. Kodandapani	Fadi Maamari
Jie-Hong Jiang	Alfred Koelbl	Alberto Macii

REVIEWERS (cont.)

Enrico Macii	Vasily G. Moshnyaga	Neven Orhanovic
Patrick Madden	Chandra S. Moturu	Diane Orr
Jean Christophe Madre	Imed Moussa	Ross B. Ortega
Naresh Maheshwari	Sudhakar Muddu	Iyad E. Ouaiss
Ananta Majhi	Andrea Mueller	Andras Pahi
Subhashis Majumder	Arindam Mukherjee	David Zhigang Pan
Rafic Z. Makki	Nilanjan Mukherjee	Rajendran V. Panda
Enrico Malavasi	Fidel Muradali	Madhulima Pandey
Yossi Malka	Gerry Musgrave	Manish Pandey
Srinivas Mandyam-Komar	Nagaraj NS	Sheetanshu Pandey
Maqsoodul Mannan	Zergainoh Nacer-Eddine	Maurizio Paolini
Stefanus Mantik	Lode Nachtergaele	Ienne Paolo
Henri J. Maramis	Nithya Nagarjan	Christos A. Papachristou
Diana Marculescu	Chetana Nagendra-Keltcher	Marios C. Papaefthymiou
Radu Marculescu	Surendra Nahar	Phiroze N. Parakh
Erik Jan Marinissen	Yuichi Nakamura	Sri Parameswaran
Igor L. Markov	Ashok S. Nale	Abelardo Pardo
Peter Marwedel	Jagannathan Narasimhan	Rubin A. Parekhji
Alida Mascitell	Naren Narasimhan	Nish P. Parikh
Yehia Massoud	Sridhar Narayanan	Eun Sei Park
Yusuke Matsunaga	Unni K. Narayanan	In-Cheol Park
Peter M. Maurer	Susumu Narita	Carlos Parodi
Peter C. Maxwell	Nevine Nassif	Janak H. Patel
Robert L. Maziasz	Violante Nassimo	Rakesh J. Patel
Robert M. McGraw	Danial Neebel	Lalit M. Patnaik
Uwe B. Meding	Kathiresan Nellayappan	Steffen Paul
Mahesh Mehendale	Mahadevamurty Nemani	Michael Payer
Amit Mehrotra	John Nestor	Georg Pelz
Christoph Meinel	Jose L. Neves	John Perry
Kevin L. Melocco	Tuyen V. Nguyen	Le Marrec Philippe
Prem R. Menon	Chris Nicol	Karen L. Pieper
Fumihito Minami	Zhendong Niu	Lawrence T. Pileggi
Shin-ichi Minato	Lisa M. Noack	Peter Pirsch
Miguel Miranda	Mehrdad Nourani	Carl Pixley
Subhasish Mitra	Adrian Nunez-Aldana	Toomas Plaks
Manmohan Mittal	G. Odasso	Francois Pogodalla
Toshiaki Miyazaki	Chanhee Oh	Massimo Poncino
Paul Molitor	Kyung S. Oh	Ralf M. Popp
Chuck Monahan	Moonwook Oh	Guido Post
Jose Monteiro	Arlindo L. Oliveira	Mukul R. Prasad
Jean Paul Morin	Yukihito Oowaki	Pierre Pribetich

REVIEWERS (cont.)

Paolo Prinetto	Charles Rosenthal	Der-Y Sheu
John Provence	Kaushik Roy	Weiping Shi
Carla Purdy	Sumit Roy	Youngsoo Shin
Ruchir Puri	Dan Russo	Thomas R. Shiple
Karthikeya G. Purna	Harald H. Sack	Jyuo-Min Shyu
Isa S. Qamber	Hans W. Sahn	Allan Silburt
Qinru Qiu	Bill Salefski	Julio Leao da Silva Jr.
Gang Qu	Amir H. Salek	L. Miguel Silveira
Rajesh Radhakrishnan	Raul San Martin	Kanwar J. Singh
Jacob Rael	Fermin Sanchez Carraledo	Chuck Siska
Conor Rafferty	Sundaram Sangameswaran	Mukund Sivaraman
Anand Raghunathan	Jagesh V. Sanghavi	Anna Slobodova
Fahim Rahim-Sarwary	Sachin S. Sapatnekar	James Smith
Richard Raimi	Rajesh Satapathy	Michael John S. Smith
Rajesh Raina	Ryuichi Satomura	Ross Smith
Rajesh Ramadoss	Janardhan H. Satyanarayana	Hendrawan Soeleman
Shankar Raman	Gabriele Saucier	Nathan Sokal
Dinesh Ramanathan	Eric Sax	Mani Soma
Donald Ramsey	Prashant Saxena	LeiLei Song
Rajeev K. Ranjan	Riccardo Scarsi	Mohamed Soufi
Jagdish Rao	Patrick R. Schaumont	Lambert Spaanenbunrg
Kavita Ravi	Ulf Schlichtmann	Jim Sproch
Srivaths Ravi	Stefan Schmerler	Rajagopala Srinivasan
Shishpal S. Rawat	Christoph Scholl	Vinoo N. Srinivasan
Alain Raynaud	Endric Schubert	Mysore Sriram
Philippe P. Raynaud	Bernd Schuermann	Brian Stacey
Bill Read	Norbert Schuhmann	Christian Stangier
Ricardo Reis	Donatella Sciuto	Balsha R. Stanisic
Marta Rencz	Andrew Seawright	Don Stark
Peyman Rezvani	Carl Sechen	Janusz A. Starzyk
Lluís Ribas-Xirgo	Reza Sedaghat-Naman	Guenter Stenz
Kai Richter	Joel Seidman	Richard J. Stephani
Michael Riepe	Masatoshi Sekine	Jack A. Stinson
Bernhard M. Riess	Ellen M. Sentovich	Joern Stohmann
Luc Rijnders	Jonjen Sern	Leon Stok
Ann M. Rincon	Roshanak Shafijha	Neal Stollon
Steffen Rochel	Pradip Shah	Noel Strader
Stefan Rohringer	Shahram Sharifi	Lixin Su
Oriol Roig	Rohit Sharma	Ravi Subramanian
Andreas Ropers	Jian Shen	Ashok Sudarsanam
Wolfgang Rosenstiel	Narendra V Shenoy	Stephen Sugiyama

REVIEWERS (cont.)

Wei-Kai Sun	David Van Campenhout	Allen C.H. Wu
Xiao (Sean) Sun	A.J. Van Genderen	Chang Wu
Peter Sutton	Arnout Vandecappelle	Qing Wu
William Swartz	Raj Varada	Tsung-Yi Wu
Dennis Sylvester	Harsh Vardhan	Jacob Xiao
V. Szekely	Milan Vasilko	Tong Xiao
Frank Szorc	Jagadeesh Vasudevamurthy	Aiguo Xie
Thomas G. Szymanski	Miroslav N. Velev	Songjie Xu
Abdallah Tabbara	Ranga Vemuri	Hakan Yalcin
Bassam Tabbara	Raja Venkatachalam	Masaaki Yamada
Paul Tafertshofer	Natesan Venkateswaran	Ryuichi Yamaguchi
Fujii Takashi	Ingrid Verbauwhede	Koichi Yamashita
Yutaka Tamiya	Grant Vergottini	C. Han Yang
Weiyu Tang	Diederik Verkest	Lawrence R Yang
Liu Tao	Bart Vermeulen	Hiroto Yasuura
Alexander Taubin	Frederik Vermeulen	Yibin Ye
Elena Teica	Serge Vernalde	Gin Yee
Nandu Tendolkar	Devendra Vidhani	Jenny Yee
Chin-Chi Teng	Ashok Vittal	Chingwei Yeh
Pradip Thaker	Jeroen P. Voeten	Joon-Seo Yim
Thorsten Theobald	Harald Vranken	Chantal Ykman-Couvreur
Michael W. Tian	Arno Wagner	Tiejun Yu
Hiroyuki Tomiyama	Michael Wahl	Dah-Cherng Yuan
Masahiko Toyonaga	Duncan M. Walker	Frank Y. Yuan
Spyros Tragoudas	Robert A. Walker	Li-Pen Yuan
Quan Tran	Jeffrey Walrath	Jindrich Zejda
Stephen Trimberger	Piet Wambacq	Xiaonan Zhang
Yatin Trivedi	Ching-Yi Wang	Yang Zhang
Anne-Marie Trullemans- Anckaert	Duen-Jeng Wang	Jinsong Zhao
Chien-Chun Tsai	Ting-Chi Wang	Min Zhao
Huan-Chih Tsai	Yosinori Watanabe	Shuqing Zhao
Chi-Ying Tsui	Liqiong Wei	Yu Zhiwei
Raymond Y. Tsui	Ivan L. Wemple	Hai Zhou
Raghuram Tupuri	Yen-Cheng Wen	Dirk Ziegenbein
Maura Turolla	Jacob K. White	Zeljko Zilic
Bogdan Tutuianu	Manfred Wiesel	Avi Ziv
Yasuo Unekawa	Joerg Wilberg	Kristian M. Zoerhoff
Kimiyoshi Usami	John Willis	Jingyan Zuo
Durgam Vahia	Steven J.E. Wilton	
Radha Vaidyanathan	Anthony S. Wojcik	
Carlos Valderrama	Wayne Wolf	
	Yaron Wolfsthal	

CALL FOR PAPERS 37th DESIGN AUTOMATION CONFERENCE®

Los Angeles Convention Center, Los Angeles, CA • June 5 - 9, 2000



DAC is the premier conference devoted to Design Automation (DA) and the application of DA tools in designing electronic systems. Five types of submissions are invited: regular papers, special topic sessions, panels, tutorials, and design contest entries. All types of submissions should be submitted electronically to: www.dac.com **NO later than October 29, 1999.**

TOPICS OF INTEREST

Authors are invited to submit original technical papers describing recent and novel research or engineering developments in all areas of design automation. Topics of interest include, but are not limited to:

DESIGN TOOLS TRACK:

The Design Tools track (T) is devoted to contributions to the research and development of design tools and the supporting algorithms.

- T0.1 Fundamental CAD Algorithms, e.g., BDDs, graph coloring, partitioning
- T1.1 Electrical-level circuit and timing simulation
- T1.2 Discrete simulation
- T1.3 Critical path analysis and timing verification
- T1.4 Power estimation
- T2.1 Testing, fault modeling and simulation, TPG, test validation and DFT
- T2.2 Design and implementation verification (excluding layout verification)
- T3.1 Floorplanning and placement
- T3.2 Global and detailed routing
- T3.3 Module generation and compaction, transistor sizing and cell library optimization, layout verification
- T4.1 Technology independent, combinational logic synthesis
- T4.2 Technology dependent logic synthesis, library mapping, interactions between logic design and layout
- T4.3 Sequential and asynchronous logic synthesis and optimization
- T4.4 High-level synthesis
- T5.1 Interconnect and packaging modeling and extraction
- T5.2 Signal integrity and reliability analysis
- T5.3 Analog and mixed-signal design tools and RF
- T5.4 Microsensor and microactuator design tools
- T5.5 Statistical design and yield maximization
- T6.1 Frameworks, intertool communication, WWW-based tools and databases

DESIGN METHODS TRACK:

The Design Methods track (M) deals with innovative methodologies for the design of electronic circuits and systems, as well as creative experiences with design automation in state-of-the-art designs. Submissions for this track will be judged on how effectively they teach new art in the development and application of new tools and techniques to real-world design problems.

Design methodologies and case studies for specific design tasks

- M1.1 Design entry and specification
- M1.2 Simulation, analysis, modeling and estimation
- M1.3 Verification, test and debugging
- M1.4 Physical design, module generation, design for manufacturing
- M1.5 Logic and high-level synthesis and optimization

Design methodologies and case studies for specific application domains and platforms

- M2.1 Configurable computing, FPGA and rapid prototyping
- M2.2 Large heterogeneous systems
- M2.3 Microprocessor and multiprocessor
- M2.4 DSP, data-paths, multimedia and communication
- M2.5 Wireless and data networking
- M2.6 Other (MCM, optical, consumer)

Performance and technology driven design techniques

- M3.1 Deep sub-micron: signal integrity, interconnect and modeling
- M3.2 High-performance design: timing, clocking and power distribution
- M3.3 Low power design
- M3.4 Mixed-signal, analog, and RF
- M3.5 Process technology development, extraction, modeling
- M3.6 Other (MEMS, sensors, new devices)

Integration and management of DA systems

- M4.1 Management of DA systems, design interfaces, standards
- M4.2 Distributed, networked, and collaborative design
- M4.3 Intellectual property, design re-use and design libraries

EMBEDDED SYSTEMS TOPICS:

Embedded Systems are characterized by mixed hardware and software components with limited processing, I/O and storage resources. The increasing role played by software components and their associated support introduces a host of new system design issues. To focus on these, the 37th DAC will have embedded systems sessions covering both the "tools" and the "methods" aspects of the following topics:

- E1 Embedded Systems Hardware: system-on-a-chip, IP re-use
- E2 Embedded Systems Software: run-time schedulers, middleware, compilers
- E3 HW/SW Codesign: specification languages, interfaces and integration, partitioning, synthesis
- E4 Validation: debug, performance estimation and analysis, co-simulation
- E5 Applications: application-architecture interaction, networked and distributed systems, multimedia systems

REQUIREMENTS FOR SUBMISSIONS

New this Year: DAC Submissions must be made electronically. Reference the DAC web page for instructions on electronic submissions.

Be prepared to submit 2 files: 1) a paper abstract of approximately 60 words. 2) the paper itself of no more than 4000 words. Both should be submitted in PDF or Postscript format (preferably PDF)

In addition one hard copy of the manuscript must also be submitted, with a cover page specifying:

- Name, affiliation, and complete address for each author
- A designated contact person including his/her phone #, fax #, and email address
- A designated presenter, should the paper be accepted
- A list of topic numbers preceded by the letter T (Tools Track), M (Methods Track), or E (Embedded Systems Topic) ordered by relevancy, most clearly matching the content of the paper
- The following signed statement: "All appropriate organizational approvals for the publication of this paper have been obtained. If accepted, the author(s) will prepare the final manuscript in time for inclusion in the Conference Proceedings and will present the paper at the Conference".

To permit a blind review, do not include name(s) or affiliation(s) of the author(s) on the manuscript or abstract. The papers will be reviewed as finished papers. Preliminary submissions will be at a disadvantage. Notice of acceptance will be mailed to the contact person by February 18, 2000. Authors of accepted papers must sign a copyright release form.

SEND HARDCOPY TO:

MP Associates, Inc.
ATTN: Technical Program Co-Chairs
Bryan Ackland/Sharad Malik
5305 Spine Rd., Suite A
Boulder, CO 80301

For information call: (303) 530-4333

PANELS, TUTORIALS, SPECIAL TOPICS

Proposals should not exceed two pages in length and should describe the topic and intended audience. They must include a list of all participants, including the moderator for panels.

Special Topic Sessions may be either independent papers with a common theme or a set of closely related papers describing an overall system. In both cases, independent reviews of each paper and evaluation of the session as a whole will be used to select sessions. Proposals for Special Topic Sessions should be submitted along with the list of papers to be included in the session and should describe the session's theme. **These proposals and paper submissions must be electronically submitted no later than October 29, 1999.**

UNIVERSITY DESIGN CONTEST

Submissions of original electronic designs (circuit or system), developed at universities and research organizations after June 1998 and resulting in operational implementations are invited. Submissions should contain the title of the project, a 60-word abstract and a complete description of the design, not exceeding 4000 words in text. The submission should clarify the originality, distinguishing features, and the measured performance metrics of the design. Proof-of-implementation in the form of die or board photographs and measurement data is a must. Submitted designs should not have received awards in other contests. Submissions will be reviewed by a special committee of experts. Selected designs will be presented and exhibited at the conference.

Sponsored by:



Table of Contents

General Chair's Welcome	iii
Executive Committee.....	iv
Technical Program Committee.....	vi
1999 IEEE Fellows.....	ix
1998 ACM Kanellakis Award.....	ix
1999 SIGDA Distinguished Service Awards.....	ix
1999 SIGDA Doctoral Thesis Awards.....	ix
1999 Best Paper Award	x
ACSEE Undergraduate Scholarships.....	xi
1998 DAC ACSEE Undergraduate Scholarships.....	xi
Design Automation Conference Graduate Scholarships.....	xi
Opening Keynote Address— <i>Paul Otellini</i>	xii
Thursday Keynote Address— <i>Aart de Geus</i>	xiii
Reviewers	xiv
Call for Papers.....	xx

Session 1

Advances in Model Reduction

Chair: Joel R. Phillips

Organizers: Hidetoshi Onodera, Joel Phillips

1.1	An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect	
	<i>Jing-Rebecca Li, Frank Wang, Jacob K. White</i>	1
1.2	Error Bounded Padé Approximation via Bilinear Conformal Transformation	
	<i>Chung-Ping Chen, D. F. Wong</i>	7
1.3	Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques	
	<i>Pavan K. Gunupudi, Michel S. Nakhla</i>	13
1.4	ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization	
	<i>Bernard N. Sheehan</i>	17

Session 2

Combinatorial Problems

Chair: Fabio Somenzi

Organizers: Sharad Malik, Andrew Kahng

2.1	Why is ATPG Easy?	
	<i>Mukul R. Prasad, Philip Chong, Kurt Keutzer</i>	22
2.2	Using Lower Bounds during Dynamic BDD Minimization	
	<i>Rolf Drechsler, Wolfgang Günther</i>	29
2.3	Optimization-Intensive Watermarking Techniques for Decision Problems	
	<i>Gang Qu, Jennifer L. Wong, Miodrag Potkonjak</i>	33
2.4	Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems	
	<i>Ali Dasdan, Sandy S. Irani, Rajesh K. Gupta</i>	37

Session 3

IP-Based Design

Chair: David Ku

Organizers: Rajesh Gupta, David Ku

3.1	IP-Based Design Methodology	
	<i>Daniel D. Gajski</i>	43
3.2	ipChinook: An Integrated IP-based Design Framework for Distributed Embedded Systems	
	<i>Pai Chou, Ross Ortega, Ken Hines, Kurt Partridge, Gaetano Borriello</i>	44
3.3	Virtual Simulation of Distributed IP-based Designs	
	<i>Marcello Dalpasso, Alessandro Bogliolo, Luca Benini</i>	50

Session 4

Low-Power Design Using Voltage Scaling

Chair: Tadahiro Kuroda

Organizers: Anantha Chandrakasan, Mojoy Chian

- 4.1 **Common Case Computation: A High-Level Technique for Power and Performance Optimization**
Ganesh Lakshminarayana, Anand Raghunathan, Kamal S. Khouri, Niraj K. Jha, Sujit Dey.....56
- 4.2 **Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-Based Designs**
Chingwei Yeh, Yin-Shuin Kang, Shan-Jin Shieh, Jinn-Shyan Wang.....62
- 4.3 **Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications**
Chingwei Yeh, Min-Cheng Chang, Shih-Chieh Chang, Wen-Bone Jone68
- 4.4 **Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages**
Vijay Sundararajan, Keshab K. Parhi.....72

Session 5

Panel: HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night

Moderator: Kurt Keutzer

Organizers: Raul Camposano, Kurt Keutzer

Panel Members: *Jerry Fiddler, Raul Camposano, Alberto Sangiovanni-Vincentelli, Jim Lansford*76

Session 6

Routing for Deep Submicron

Chair: Patrick Groeneveld

Organizers: Patrick Groeneveld, Lou Scheffer

- 6.1 **Reliability-Constrained Area Optimization of VLSI Power/Ground Networks Via Sequence of Linear Programmings**
Xiang-Dong Tan, C.-J. Richard Shi, Dragos Lungeanu, Jyh-Chwen Lee, Li-Pen Yuan.....78
- 6.2 **FAR-DS: Full-plane AWE Routing with Driver Sizing**
Jiang Hu, Sachin S. Sapatnekar.....84
- 6.3 **Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation**
Hui-Ru Jiang, Jing-Yang Jou, Yao-Wen Chang.....90
- 6.4 **Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations**
Hai Zhou, D. F. Wong, I-Min Liu, Adnan Aziz.....96
- 6.5 **Crosstalk Minimization using Wire Perturbations**
Prashant Saxena, C. L. Liu.....100

Session 7

Asynchronous Logic Synthesis

Chair: Prabhakar Kudva

Organizers: Timothy Kam, Luciano Lavagno

- 7.1 **Practical Advances in Asynchronous Design and Asynchronous/Synchronous Interfaces**
Erik Brunvand, Steven Nowick, Kenneth Yun.....104
- 7.2 **Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems**
Alex Kondratyev, Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, Alexander Yakovlev.....110
- 7.3 **CAD Directions for High Performance Asynchronous Circuits**
Ken Stevens, Shai Rotem, Steven M. Burns, Jordi Cortadella, Ran Ginosar, Michael Kishinevsky, Marly Roncken.....116

Session 8

System-Level Power Optimization

Chair: Rajesh K. Gupta

Organizers: David Ku, Rajesh Gupta

- 8.1 **A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems**
Jörg Henkel.....122
- 8.2 **Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses**
L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi128
- 8.3 **Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems**
Youngsoo Shin, Kiyoung Choi.....134
- 8.4 **Memory Exploration for Low Power, Embedded Systems**
Wen-Tsong Shiue, Chaitali Chakrabarti.....140

Session 9

Networked Consumer Applications

Chair: Asawaree Kalavade

Organizers: Raul Camposano, Asawaree Kalavade

9.1	Distributed Application Development with Inferno <i>Ravi Sharma</i>	146
9.2	Embedded Application Design Using a Real-Time OS <i>David Stepner, Nagarajan Rajan, David Hui</i>	151
9.3	The Jini™ Architecture: Dynamic Services in a Flexible Network <i>Ken Arnold</i>	157

Session 10

Functional Verification of Microprocessors

Chair: Rajesh Raina

Organizers: Raj Raina, Vivek Tiwari

10.1	Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment <i>Dennis Abts, Mike Roberts</i>	163
10.2	Functional Verification of the Equator MAP1000 Microprocessor <i>Jian Shen, Jacob Abraham, Dave Baker, Tony Hurson, Martin Kinkade, Gregorio Gervasio, Chen-chau Chu, Guanghui Hu</i>	169
10.3	Micro Architecture Coverage Directed Generation of Test Programs <i>Shmuel Ur, Yoav Yadin</i>	175
10.4	Verification of a Microprocessor Using Real World Applications <i>You-Sung Chang, Seungjong Lee, In-Cheol Park, Chong-Min Kyung</i>	181
10.5	High-Level Test Generation for Design Verification of Pipelined Microprocessors <i>David Van Campenhout, Trevor Mudge, John P. Hayes</i>	185
10.6	Developing an Architecture Validation Suite - Application to the PowerPC Architecture <i>Laurent Fournier, Anatoly Koyfman, Moshe Levinger</i>	189

Session 11

Interconnect and Passive Component Modeling

Chair: Alan Mantooth

Organizers: Hidetoshi Onodera, Alan Mantooth

11.1	Passive Reduced-Order Models for Interconnect Simulation and their Computation via Krylov-Subspace Algorithms <i>Roland W. Freund</i>	195
11.2	Model Order-Reduction of RC(L) Interconnect including Variational Analysis <i>Ying Liu, Lawrence T. Pileggi, Andrzej J. Strojwas</i>	201
11.3	Robust Rational Function Approximation Algorithm for Model Generation <i>Carlos P. Coelho, Joel R. Phillips, L. Miguel Silveira</i>	207

Session 12

New Concepts in Behavioral and Logic Synthesis

Chair: Timothy Y. Kam

Organizers: Kazutoshi Wakabayashi, Timothy Kam

12.1	Behavioral Network Graph: Unifying the Domains of High-Level and Logic Synthesis <i>Reinaldo A. Bergamaschi</i>	213
12.2	Soft Scheduling in High Level Synthesis <i>Jianwen Zhu, Daniel D. Gajski</i>	219
12.3	Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions <i>Marek Perkowski, Rahul Malvi, Stan Grygiel, Mike Burns, Alan Mishchenko</i>	225

Session 13

Performance and Power Optimization

Chair: Narendra V Shenoy

Organizers: Timothy Kam, Luciano Lavagno

13.1	Maximizing Performance by Retiming and Clock Skew Scheduling <i>Xun Liu, Marios C. Papaefthymiou, Eby G. Friedman</i>	231
------	---	-----

13.2	A Practical Approach to Multiple-Class Retiming <i>Klaus Eckl, Jean Christophe Madre, Peter Zepfer, Christian Legl.....</i>	237
13.3	Performance-driven Integration of Retiming and Resynthesis <i>Peichen Pan.....</i>	243
13.4	Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms <i>L. Benini, G. De Micheli, E. Macii, G. Odasso, M. Poncino.....</i>	247

Session 14

Software-Driven Architecture

Chair: Patrick Scaglia

Organizers: Patrick Scaglia, Jim Rowson

14.1	Customized Instruction-Sets For Embedded Processors <i>Joseph A. Fisher</i>	253
14.2	System-Level Hardware/Software Trade-offs <i>Samuel P. Harbison</i>	258

Session 15

Panel: Functional Verification — Real Users, Real Problems, Real Opportunities

Chair: Jonah McLeod

Organizers: Ghulam Nurie, Mike Murray

Panel Members: *Nozar Azarakhsh, Glen Ewing, Paul Gingras, Scott Reedstrom,*

Chris Rowen.....

Session 16

Floorplanning

Chair: Louis Scheffer

Organizers: Lou Scheffer, Patrick Groeneveld

16.1	A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning <i>Hsiao-Pin Su, Allen C.-H. Wu, Youn-Long Lin.....</i>	262
16.2	An O-Tree Representation of Non-Slicing Floorplan and Its Applications <i>Pei-Ning Guo, Chung-Kuan Cheng, Takeski Yoshimura.....</i>	268
16.3	Module Placement for Analog Layout Using the Sequence-Pair Representation <i>Florin Balasa, Koen Lampaert.....</i>	274

Session 17

Scheduling Algorithms for High Level Synthesis

Chair: Kazutoshi Wakabayashi

Organizers: Timothy Kam, Kazutoshi Wakabayashi

17.1	Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System <i>Martin Grajcar</i>	280
17.2	Performance-Driven Scheduling with Bit-Level Chaining <i>Sanghun Park, Kiyounng Choi.....</i>	286
17.3	A Model for Scheduling Protocol-Constrained Components and Environments <i>Steve Haynal, Forrest Brewer.....</i>	292
17.4	A Reordering Technique for Efficient Code Motion <i>Luiz C. V. dos Santos, Jochen A. G. Jess.....</i>	296

Session 18

Symbolic Model Checking

Chair: Andreas Kuehlmann

Organizers: Andreas Kuehlmann, Kunle Olukotun

18.1	Coverage Estimation for Symbolic Model Checking <i>Yatin Hoskote, Timothy Kam, Pei-Hsin Ho, Xudong Zhao</i>	300
18.2	Improving Symbolic Traversals by Means of Activity Profiles <i>Gianpiero Cabodi, Paolo Camurati, Stefano Quer.....</i>	306
18.3	Improved Approximate Reachability Using Auxiliary State Variables <i>Shankar G. Govindaraju, David L. Dill, Jules P. Bergmann.....</i>	312

18.4	Symbolic Model Checking using SAT Procedures Instead of BDDs <i>A. Biere, A. Cimatti, E. M. Clarke, M. Fujita, Y. Zhu.....</i>	317
------	--	-----

Session 19

DSP Design Techniques and Implementations

Chair: Jan M. Rabaey

Organizers: David Blaauw, Niel Weste

19.1	Power Efficient Mediaprocessors: Design Space Exploration <i>Johnson Kin, Chunho Lee, William H. Mangione-Smith, Miodrag Potkonjak.....</i>	321
19.2	Global Multimedia System Design Exploration using Accurate Memory Organization Feedback <i>Arnout Vandecappelle, Miguel Miranda, Erik Brockmeyer, Francky Cathoor, Diederik Verkest.....</i>	327
19.3	Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System <i>L. Nachtergaele, B. Vanhoof, M. Peón, G. Lafruit, J. Bormans, I. Bolsens.....</i>	333
19.4	A 10 Mbit/s Upstream Cable Modem with Automatic Equalization <i>Patrick Schaumont, Radim Cmar, Serge Vernalde, Marc Engels.....</i>	337

Session 20

Panel: Cell Libraries - Build vs. Buy, Static vs. Dynamic

Chair: Kurt Keutzer

Organizers: Emil Girzyc

Panel Members: *Kurt Wolf, David Pietromonaco, Jay Maxey, Jeff Lewis,*

Martin Lefebvre, Jeff Burns.....

Session 21

Partitioning and Linear Placement

Chair: Chung-kuan Cheng

Organizers: Sharad Malik, Andrew Kahng

21.1	Multilevel k-way Hypergraph Partitioning <i>George Karypis, Vipin Kumar.....</i>	343
21.2	Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting <i>Andrew E. Caldwell, Andrew B. Kahng, Andrew A. Kennings, Igor L. Markov.....</i>	349
21.3	Hypergraph Partitioning with Fixed Vertices <i>Andrew E. Caldwell, Andrew B. Kahng, Igor L. Markov.....</i>	355
21.4	Relaxation and Clustering in a Local Search Framework: Application to Linear Placement <i>Sung-Woo Hur, John Lillis.....</i>	360

Session 22

Technology Dependent Synthesis and Optimization

Chair: Massoud Pedram

Organizers: M. Marek-Sadowska, Jason Cong

22.1	An ϵ-approximate Algorithm for Delay-Constraint Technology Mapping <i>Sumit Roy, Krishna Belkhale, Prithviraj Banerjee.....</i>	367
22.2	Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections <i>Jason Cong, Yean-Yow Hwang, Songjie Xu.....</i>	373
22.3	Automated Phase Assignment for the Synthesis of Low Power Domino Circuits <i>Priyadarshan Patra, Unni Narayanan.....</i>	379

Session 23

Advances in Symbolic Simulation

Chair: Kunle Olukotun

Organizers: Kunle Olukotun, Andreas Kuehlmann

23.1	Enhancing Simulation with BDDs and ATPG <i>Malay K. Ganai, Adnan Aziz, Andreas Kuehlmann</i>	385
23.2	Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits <i>Valeria Bertacco, Maurizio Damiani, Stefano Quer.....</i>	391
23.3	Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors <i>Miroslav N. Velev, Randal E. Bryant.....</i>	397

23.4	Formal Verification Using Parametric Representations of Boolean Constraints <i>Mark D. Aagaard, Robert B. Jones, Carl-Johan H. Seger</i>	402
------	--	-----

Session 24

System Level Design Methodology and Case Studies

Chair: Ivo Bolsens

Organizers: Asawaree Kalavade, Kenji Yoshida

24.1	Vertical Benchmarks for CAD <i>Christopher Inacio, Herman Schmit, David Nagle, Andrew Ryan, Donald E. Thomas, Yingfai Tong, Ben Klass</i>	408
24.2	A Framework for UserAssisted Design Space Exploration <i>Xiaobo Hu, Garrison W. Greenwood, Sai Ravichandran, Gang Quan</i>	414
24.3	Fast Prototyping: a System Design Flow Applied to a Complex System-On-Chip Multiprocessor Design <i>Benoit Clement, Richard Hersemeule, Etienne Lantreibecq, Bernard Ramanadin, Pierre Coulomb, Francois Pogodalla</i>	420
24.4	Verification and Management of a Multimillion-Gate Embedded Core Design <i>Johann Notbauer, Thomas Albrecht, Georg Niedrist, Stefan Rohringer</i>	425

Session 25

Panel: Parasitic Extraction Accuracy; How Much Is Enough?

Chair: Paul Franzon

Organizers: Mark S. Basel

Panel Members: *Mark Basel, Aki Fujimura, Sharad Mehrotra, Ron Preston*

Robin C. Sarma, Marty Walker

Session 26

Circuit Optimization for Power and Performance

Chair: Andrew B. Kahng

Organizers: Andrew Kahng, Hidetoshi Onodera

26.1	Mixed-V_{th} (MVT) CMOS Circuit Design Methodology for Low Power Applications <i>Liqiong Wei, Zhanping Chen, Kaushik Roy, Yibin Ye, Vivek De</i>	430
26.2	Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing <i>Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran V. Panda, David Blaauw</i>	436
26.3	Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS <i>Mark C. Johnson, Dinesh Somasekhar, Kaushik Roy</i>	442
26.4	A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design <i>Masanori Hashimoto, Hidetoshi Onodera, Keikichi Tamaru</i>	446
26.5	Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation <i>Andrew R. Conn, Ibrahim M. Elfadel, Walter W. Molzen, Jr., Peter R. O'Brien, Philip N. Strenski, Chandu Visweswariah, Chagarn B. Whan</i>	452

Session 27

Interaction of Synthesis and Layout

Chair: Lukas Van Ginneken

Organizers: Jason Cong, M. Marek-Sadowska

27.1	Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization <i>Jason Cong, Honching Li, Chang Wu</i>	460
27.2	Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique <i>Arindam Mukherjee, Ranganathan Sudhakar, Malgorzata Marek-Sadowska, Stephen I. Long</i>	466
27.3	MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search <i>Amir H. Salek, Jinan Lou, Massoud Pedram</i>	472
27.4	Buffer Insertion with Accurate Gate and Interconnect Delay Computation <i>Charles J. Alpert, Anirudh Devgan, Stephen T. Quay</i>	479

Session 28

Interconnect Issues for Deep-Submicron Design

Chair: Mojoy C. Chian

Organizers: Anantha Chandrakasan, Tadahiro Kuroda

28.1	Reducing Cross-Coupling among Interconnect Wires in Deep-Submicron Datapath Design <i>Joon-Seo Yim, Chong-Min Kyung</i>	485
28.2	A Novel VLSI Layout Fabric for Deep Sub-Micron Applications <i>Sunil P. Khatri, Amit Mehrotra, Robert K. Brayton, Alberto Sangiovanni-Vincentelli, Ralph H. J. M. Otten</i>	491
28.3	Improved Delay Prediction for On-Chip Buses <i>Real G. Pomerleau, Paul D. Frazon, Griff L. Billbro</i>	497
28.4	Noise-Aware Repeater Insertion and Wire Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching <i>Chung-Ping Chen, Noel Menezes</i>	502
28.5	Interconnect Estimation and Planning for Deep Submicron Designs <i>Jason Cong, David Zhigang Pan</i>	507

Session 29

Design Entry and Specification

Chair: Asawaree Kalavade

Organizers: Kenji Yoshida, Ivo Bolsens

29.1	ECL: A Specification Environment for System-Level Design <i>Luciano Lavagno, Ellen M. Sentovich</i>	511
29.2	Representation of Function Variants for Embedded System Optimization and Synthesis <i>Kai Richter, Dirk Ziegenbein, Rolf Ernst, Lothar Thiele, Juergen Teich</i>	517
29.3	Vex - A CAD Toolbox <i>Jules P. Bergmann, Mark A. Horowitz</i>	523
29.4	Constraint Management for Collaborative Electronic Design <i>Juan Antonio Carballo, Stephen W. Director</i>	529

Session 30

Panel: MEMS Design & CAD: Beyond Giga Transistors

Chair: Kris Pister

Organizers: Takahide Inoue, Kris Pister

Panel Members: *Albert P. Pisano, Nicholas Swart, Mike Horton, John Rychcik,*

John R. Gilbert, Gerry K. Fedder

Session 31

Extraction of Capacitance and Substrate Models

Chair: David D. Ling

Organizers: Joel Phillips, Louis Scheffer

31.1	A Multiscale Method for Fast Capacitance Extraction <i>Johannes Tausch, Jacob White</i>	537
31.2	Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes <i>Vikram Jandhyala, Scott Savage, Eric Bracken, Zoltan Cendes</i>	543
31.3	Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation <i>Tong Li, Ching-Han Tsai, Elyse Rosenbaum, Sung-Mo Kang</i>	549

Session 32

High-Level Techniques for Low Power

Chair: Sunil D. Sherlekar

Organizers: Sunil Sherlekar, Farid Najm

32.1	Dynamic Power Management Based On Continuous-Time Markov Decision Processes <i>Qinru Qiu, Massoud Pedram</i>	555
32.2	Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning <i>Mauro Chinosi, Roberto Zafalon, Carlo Guardiani</i>	562
32.3	Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic <i>Milos Ercegovac, Darko Kirovski, Miodrag Potkonjak</i>	568

Session 33 System-Level Verification and Test

Chair: Kenji Yoshida

Organizers: Asawaree Kalavade, Ivo Bolsens

- 33.1 **A Methodology for Verification of a “System on Chip”**
*Daniel Geist, Giora Biran, Tamara Arons, Michael Slavkin, Yvgeny Nustov,
Monica Farkas, Karen Holtz, Andy Long, Dave King, Steve Barret.....574*
- 33.2 **ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers**
Ing-Jer Huang, Tai-An Lu.....580
- 33.3 **Microprocessor Based Testing for Core-Based System on Chip**
C. A. Papachristou, F. Martin, M. Nourani.....586

Session 34 Logic and High-Level Synthesis Methodologies

Chair: Mahadevamurty Nemani

Organizers: Randy Harr, Telle Whitney

- 34.1 **Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology**
Hema Kapadia, Mark A. Horowitz.....592
- 34.2 **Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper**
*Imed Moussa, Zoltan Sugar, Rodolph Suescun, Mario Diaz-Nava, Marco Pavesi,
Salvatore Crudo, Luca Gazzi, Ahmed Amine Jerraya.....598*
- 34.3 **Engineering Change: Methodology and Applications to Behavioral and System Synthesis**
Darko Kirovski, Miodrag Potkonjak604

Session 35 Reconfigurable Systems

Chair: Telle Whitney

Organizers: Vivek Tiwari, Randy Harr

- 35.1 **Reconfigurable Computing: Whart, Why, and Implications for Design Automation**
André DeHon, John Wawrzyniak.....610
- 35.2 **An Automated Temporal Partitioning and Loop Fission approach for FPGA Based Reconfigurable Synthesis of DSP Applications**
Meenakshi Kaul, Ranga Vemuri, Sriram Govindarajan, Iyad E. Ouais.....616
- 35.3 **Dynamically Reconfigurable Architecture for Image Processor Applications**
Alexandro M. S. Adário, Eduardo L. Roehé, Sergio Bampi.....623

Session 36 RF Simulation

Chair: L. Miguel Silveira

Organizers: Alan Mantooth, Hidetoshi Onodera

- 36.1 **Multi-Time Simulation of Voltage-Controlled Oscillators**
Onuttom Narayan, Jaijeet S. Roychowdhury629
- 36.2 **Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach**
Dan Feng, Joel Phillips, Keith Nabors, Ken Kundert, Jacob White.....635
- 36.3 **Time-Mapped Harmonic Balance**
Ognen J. Nastov, Jacob K. White.....641

Session 37 Advanced Test Generation and Diagnosis

Chair: Janusz Rajski

Organizers: Yervant Zorian

- 37.1 **Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor**
Raghuram S. Tupuri, Arun Krishnamachary, Jacob A. Abraham.....647
- 37.2 **PROTEST: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction**
Ruifeng Guo, Sudhakar M. Reddy, Irith Pomeranz.....653

37.3	Multiple Error Diagnosis Based on Xlists <i>Vamsi Boppana, Rajarshi Mukherjee, Jawahar Jain, Masahiro Fujita, Pradeep Bollineni</i>	660
------	---	-----

Session 38 RTL Circuit Simulation

Chair: Luciano Lavagno

Organizers: Niel Weste, Teresa Meng

38.1	Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage <i>Farzan Fallah, Pranav Ashar, Srinivas Devadas</i>	666
38.2	A Two-State Methodology for RTL Logic Simulation <i>Lionel Bening</i>	672
38.3	An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications <i>Cordula Hansen, Francisco Nascimento, Wolfgang Rosenstiel</i>	678

Session 39 CAD Solutions Using FPGAs

Chair: Rajesh K. Gupta

Organizers: Telle Whitney, Vivek Tiwari

39.1	A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware <i>Miron Abramovici, Jose T. de Sousa, Daniel Saab</i>	684
39.2	Dynamic Fault Diagnosis on Reconfigurable Hardware <i>Fatih Kocan, Daniel G. Saab</i>	691
39.3	Hardware Compilation for FPGA-Based Configurable Computing Machines <i>Xiaohan Zhu, Bill Lin</i>	697

Session 40 Technology Directions

Chair: Bryan D. Ackland

Organizers: Bryan D. Ackland

40.1	0.18μm CMOS & Beyond <i>D. J. Eaglesham</i>	703
40.2	SOI Digital CMOS VLSI - A Design Perspective <i>C. T. Chuang, R. Puri</i>	709

Session 41 Timing Analysis and Optimization

Chair: Thomas G. Szymanski

Organizers: Kunle Olukotun, Sharak Malik

41.1	Equivalent Elmore Delay for RLC Trees <i>Yehea I. Ismail, Eby G. Friedman, Jose L. Neves</i>	715
41.2	Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits <i>Yehea I. Ismail, Eby G. Friedman</i>	721
41.3	Retiming for DSM with Area-Delay Trade-offs and Delay Constraints <i>Abdallah Tabbara, Robert K. Brayton, A. Richard Newton</i>	725
41.4	Functional Timing Analysis for IP Characterization <i>Hakan Yalcin, Mohammad Mortazavi, Robert Palermo, Cyrus Bamji, Kareem Sakallah</i>	731
41.5	Detecting False Timing Paths: Experiments on Power Microprocessors <i>Richard Raimi, Jacob Abraham</i>	737

Session 42 Built-In Self-Test Solutions

Chair: Yervant Zorian

Organizers: Janusz Rajski

42.1	On ILP Formulations for Built-In Self-Testable Data Path Synthesis <i>Han Bin Kim, Dong Sam Ha, Takeshi Takahashi</i>	742
42.2	Improving The Test Quality for Scan-Based BIST Using A General Test Application Scheme <i>Huan-Chih Tsai, Kwang-Ting Cheng, Sudipta Bhawmik</i>	748

42.3	Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences <i>Irith Pomeranz, Sudhakar M. Reddy</i>	754
------	--	-----

Session 43

Clock, Power Distribution and Analog Issues

Chair: Abhijit Dharchoudhury
Organizers: Teresa Meng, David Blaauw

43.1	Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices <i>Yi-Min Jiang, Kwang-Ting Cheng</i>	760
43.2	A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs <i>Joon-Seo Yim, Seong-Ok Bae, Chong-Min Kyung</i>	766
43.3	Digital Detection of Analog Parametric Faults in SC Filters <i>Ramesh Harjani, Bapiraju Vinnakota</i>	772

Session 44

Modeling for Design Reuse

Chair: Han Yang
Organizers: Kenji Yoshida, David Ku

44.1	Application of High Level Interface-based Design to Telecommunications System Hardware <i>Dyson Wilkes, M. M. Kamal Hashmi</i>	778
44.2	Hardware Reuse at the Behavioral Level <i>Patrick Schaumont, Radim Cmar, Serge Vernalde, Mark Engels, Ivo Bolsens</i>	784
44.3	Description and Simulation of Hardware/Software Systems with Java <i>Tommy Kuhn, Wolfgang Rosenstiel, Udo Kebschull</i>	790
44.4	Java Driven Codesign and Prototyping of Networked Embedded Systems <i>Josef Fleischmann, Klaus Buchenrieder, Rainer Kress</i>	794

Session 45

Panel: Subwavelength Lithography: How Will it Affect Your Design Flow?

Chair: Andrew B. Kahng
Organizers: Atul Sharan, Susan Lippincott
Panel Members: *Y. C. Pati, Warren Grobman, Robert Pack, Lance Glasser, Kenneth V. Rousseau*.....

45.2	Embedded Tutorial: Subwavelength Lithography and its Potential Impact on Design and EDA <i>Andrew B. Kahng, Y. C. Pati</i>	798
------	--	-----

Session 46

Software Implementation for DSP Applications

Chair: Mahesh Mehendale
Organizers: Sunil Sherlekar, Luciano Lavagno

46.1	Synthesis of Embedded Software Using Free-Choice Petri Nets <i>Marco Sgroi, Luciano Lavagno, Yosinori Watanabe, Alberto Sangiovanni-Vincentelli</i>	805
46.2	Exact Memory Size Estimation for Array Computations without Loop Unrolling <i>Ying Zhao, Sharad Malik</i>	811
46.3	Constraint Driven Code Selection for Fixed-Point DSPs <i>Steven Bashford, Rainer Leupers</i>	817
46.4	Rapid Development of Optimized DSP Code From a High Level Description Through Software Estimations <i>Alain Pegatoquet, Emmanuel Gresset, Michel Auguin, Luc Bianco</i>	823
46.5	Software Environment for a Multiprocessor DSP <i>Asawaree Kalavade, Joe Othmer, Bryan Ackland, K. J. Singh</i>	827

Session 47

Intellectual Property Protection Using Watermarking

Chair: Ken Hodor
Organizers: Mike Murray, Neil Weste

47.1	Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks <i>John Lach, William H. Mangione-Smith, Miodrag Potkonjak</i>	831
------	---	-----

47.2	Robust Techniques For Watermarking Sequential Circuit Designs <i>Arlindo L. Oliveira</i>	837
47.3	Effective Iterative Techniques for Fingerprinting Design IP <i>Andrew E. Caldwell, Hyun-Jin Choi, Andrew B. Kahng, Stefanus Mantik, Miodrag Potkonjak, Gang Qu, Jennifer L. Wong</i>	843
47.4	Behavioral Synthesis Techniques for Intellectual Property Protection <i>Inki Hong, Miodrag Potkonjak</i>	849

Session 48

Low Power System Design Techniques

Chair: Vivek Tiwari

Organizers: Tadahiro Kuroda, Mojoy Chian

48.1	Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter <i>James Goodman, Anantha Chandrakasan, Abram P. Dancy</i>	855
48.2	Design Considerations for Battery-Powered Electronics <i>Massoud Pedram, Qing Wu</i>	861
48.3	Cycle-Accurate Simulation of Energy Consumption in Embedded Systems <i>Tajana Šimunić, Luca Benini, Giovanni De Micheli</i>	867
48.4	Lowering Power Consumption in Clock by Using Globally Asynchronous, Locally Synchronous Design Style <i>A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Oberg, P. Ellervee, D. Lundqvist</i>	873

Session 49

Emerging Directions

Chair: Randolph E. Harr

Organizers: Anantha Chandrakasan, Mojoy Chian

49.1	A CAD Tool for Optical MEMS <i>Timothy P. Kurzweg, Steven P. Levitan, Philippe J. Marchand, Jose A. Martinez, Kurt R. Prough, Donald M. Chiarulli</i>	879
49.2	On Thermal Effects in Deep Sub-Micron VLSI Interconnects <i>Kaustav Banerjee, Amit Mehrotra, Alberto Sangiovanni-Vincentelli, Chenming Hu</i>	885
49.3	Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology <i>D. Allen, D. Behrends, B. Stanisic</i>	892
49.4	A Framework for Collaborative and Distributed Web-Based Design <i>Gangadhar Konduri, Anantha Chandrakasan</i>	898

Session 50

Inductance Issues In High Frequency Design

Chair: David Blaauw

Organizers: Anantha Chandrakasan, David Blaauw

50.1	Dealing with Inductance In High-Speed Chip Design <i>Phillip Restle, Albert Ruehli, Steven G. Walker</i>	904
50.2	Interconnect Analysis: From 3-D Structures to Circuit Models <i>M. Kamon, N. Marques, Y. Massoud, L. Silveira, J. White</i>	910
50.3	IC Analyses Including Extracted Inductance Models <i>Michael W. Beattie, Lawrence T. Pileggi</i>	915
50.4	On-Chip Inductance Issues in Multiconductor Systems <i>Shannon V. Morton</i>	921

Session 51

Instruction-Level ASIP Design

Chair: Sharad Malik

Organizers: Rajesh Gupta, David Ku

51.1	A Methodology for Accurate Performance Evaluation in Architecture Exploration <i>George Hadjiyiannis, Pietro Russo, Srinivas Devadas</i>	927
------	--	-----

51.2	LISA — Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures <i>Stefan Pees, Andreas Hoffmann, Vojin Zivojnovic, Heinrich Meyr</i>	933
51.3	Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software <i>Hoon Choi, Ju Hwan Yi, Jong-Yeol Lee, In-Cheol Park, Chong-Min Kyung</i>	939

Session 52

Analog Synthesis and Modeling

Chair: Hidetoshi Onodera

Organizers: Alan Mantooth, Hidetoshi Onodera

52.1	MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells <i>Michael Krasnicki, Rodney Phelps, Rob A. Rutenbar, L. Richard Carley</i>	945
52.2	Behavioral Synthesis of Analog Systems using Two-Layered Design Space Exploration <i>Alex Doboli, Adrian Nunez-Aldana, Nagu Dhanwada, Sree Ganesan, Ranga Vemuri</i>	951
52.3	Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits <i>Walter Daems, Georges Gielen, Willy Sansen</i>	958

Session 53

Simulation and Test

Chair: Miodrag Potkonjak

Organizers: Mike Murray, Miodrag Potkonjak

53.1	Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification <i>Lisa Guerra, Joachim Fitzner, Dipankar Talukdar, Chris Schläger, Bassam Tabbara, Vojin Zivojnovic</i>	964
53.2	A Study in Coverage-Driven Test Generation <i>Mike Benjamin, Daniel Geist, Alan Hartman, Yaron Wolfsthal, Gerard Mas, Ralph Smeets</i>	970
53.3	IC Test Using the Energy Consumption Ratio <i>Wanli Jiang, Bapiraju Vinnakota</i>	976

Session 54

Designing On-Chip Inductors

Chair: Teresa Meng

Organizers: Teresa Meng, David Blaauw

54.1	Design Strategy of On-Chip Inductors for Highly Integrated RF Systems <i>C. Patrick Yue, S. Simon Wong</i>	982
54.2	The Simulation and Design of Integrated Inductors <i>N. R. Belk, M. R. Frei, M. Tsai, A. J. Becker, K. L. Tokuda</i>	988
54.3	Optimization of Inductor Circuits via Geometric Programming <i>Maria del Mar Hershenson, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee</i>	994

Session 55

Panel: What is the Proper System on Chip Design Methodology?

Chair: Richard Goering

Organizer: Stanley Krolikoski

Panel Members: *Pierre Bricaud, James G. Dougherty, Steve Glaser, Michael Keating, Robert Payne, Davoud Samani*.....

999

Conference Author/Panelist Index

A

Aagaard, M. D. 402
Abraham, J. 169, 737
Abraham, J. A. 647
Abramovici, M. 684
Abts, D. 163
Ackland, B. 827
Adário, A. M. S. 623
Albrecht, T. 425
Allen, D. 892
Alpert, C. J. 479
Arnold, K. 157
Arons, T. 574
Ashar, P. 666
Auguin, M. 823
Azarakhsh, N. 260
Aziz, A. 385
Aziz, A. 96

B

Bae, S.-O. 766
Baker, D. 169
Balasa, F. 274
Bamji, C. 731
Bampi, S. 623
Banerjee, K. 885
Banerjee, P. 367
Barret, S. 574
Basel, M. 429
Bashford, S. 817
Beattie, M. W. 915
Becker, A. J. 988
Behrends, D. 892
Belk, N. R. 988
Belkhale, K. 367
Bening, L. 672
Benini, L. 50, 128, 247, 867
Benjamin, M. 970
Bergamaschi, R. A. 213
Bergmann, J. P. 312, 523
Bertacco, V. 391
Bhawmik, S. 748
Bianco, L. 823
Biere, A. 317
Bilbro, G. L. 497
Biran, G. 574
Blaauw, D. 436
Bogliolo, A. 50
Bollineni, P. 660
Bolsens, I. 333, 784
Boppana, V. 660
Bormans, J. 333
Borriello, G. 44
Boyd, S. P. 994
Bracken, E. 543
Brayton, R. K. 491, 725
Brewer, F. 292
Bricaud, P. 999
Brockmeyer, E. 327
Brunvand, E. 104
Bryant, R. E. 397
Buchenrieder, K. 794

Burns, J. 341
Burns, M. 225
Burns, S. M. 116

C

Cabodi, G. 306
Caldwell, A. E. 349, 355, 843
Camposano, R. 76
Camurati, P. 306
Carballo, J. A. 529
Carley, L. R. 945
Cattoor, F. 327
Cendes, Z. 543
Chakrabarti, C. 140
Chandrakasan, A. 855, 898
Chang, M.-C. 68
Chang, S.-C. 68
Chang, Y.-S. 181
Chang, Y.-W. 90
Chen, C.-P. 7, 502
Chen, Z. 430
Cheng, C.-K. 268
Cheng, K.-T. 748, 760
Chiarulli, D. M. 879
Chinosi, M. 562
Choi, H. 939
Choi, H.-J. 843
Choi, K. 134, 286
Chong, P. 22
Chou, P. 44
Chu, C.-C. 169
Chuang, C. T. 709
Cimatti, A. 317
Clarke, E. M. 317
Clement, B. 420
Cmar, R. 337, 784
Coelho, C. P. 207
Cong, J. 373, 460, 507
Conn, A. R. 452
Cortadella, J. 110, 116
Coulomb, P. 420
Crudo, S. 598

D

Daems, W. 958
Dalpasso, M. 50
Damiani, M. 391
Dancy, A. P. 855
Dasdan, A. 37
De Micheli, G. 247, 867
De Sousa, J. T. 684
De, V. 430
Dehon, A. 610
Del Mar Hershenson, M. 994
Devadas, S. 666, 927
Devgan, A. 479
Dey, S. 56
Dhanwada, N. 951
Dharchoudhury, A. 436
Diaz-Nava, M. 598
Dill, D. L. 312

Director, S. W. 529
Doboli, A. 951
Dos Santos, L. C. V. 296
Dougherty, J. G. 999
Drechsler, R. 29

E

Eaglesham, D. J. 703
Eckl, K. 237
Edwards, T. 436
Elfadel, I. M. 452
Ellervee, P. 873
Engels, M. 337, 784
Ercegovac, M. 568
Ernst, R. 517
Ewing, G. 260

F

Fallah, F. 666
Farkas, M. 574
Fedder, G. K. 535
Feng, D. 635
Fiddler, J. 76
Fisher, J. A. 253
Fitzner, J. 964
Fleischmann, J. 794
Fournier, L. 189
Frazon, P. D. 497
Frei, M. R. 988
Freund, R. W. 189
Friedman, E. G. 231, 715, 721
Fujimura, A. 429
Fujita, M. 317, 660

G

Gajski, D. D. 37, 219
Ganai, M. K. 385
Ganesan, S. 951
Gazzi, L. 598
Geist, D. 574, 970
Gervasio, G. 169
Gielen, G. 958
Gilbert, J. R. 535
Gingras, P. 260
Ginosar, R. 116
Glaser, S. 999
Glasser, L. 798
Goodman, J. 855
Govindarajan, S. 616
Govindaraju, S. G. 312
Grajcar, M. 280
Greenwood, G. W. 414
Gresset, E. 823
Grobman, W. 798
Grygiel, S. 225
Guardiani, C. 562
Guerra, L. 964
Günther, W. 29
Gunupudi, P. K. 13
Guo, P.-N. 268

Guo, R. 653
Gupta, R. K. 37

H

Ha, D. S. 742
Hadjjiannis, G. 927
Hansen, C. 678
Harbison, S. P. 258
Harjani, R. 772
Hartman, A. 970
Hashimoto, M. 446
Hayes, J. P. 185
Haynal, S. 292
Hemani, A. 873
Henkel, J. 122
Hersemeule, R. 420
Hines, K. 44
Ho, P.-H. 300
Hoffmann, A. 933
Holtz, K. 574
Hong, I. 849
Horowitz, M. A. 523, 592
Horton, M. 535
Hoskote, Y. 300
Hu, C. 885
Hu, G. 169
Hu, J. 84
Hu, X. 414
Huang, I.-J. 580
Hui, D. 151
Hur, S.-W. 360
Hurson, T. 169
Hwang, Y.-Y. 373

I

Inacio, C. 408
Irani, S. S. 37
Ismail, Y. I. 715, 721

J

Jain, J. 660
Jandhyala, V. 543
Jerraya, A. A. 598
Jess, J. A. G. 296
Jha, N. K. 56
Jiang, H.-R. 90
Jiang, W. 976
Jiang, Y.-M. 760
Johnson, M. C. 442
Jones, W.-B. 68
Jones, R. B. 402
Jou, J.-Y. 90

K

Kahng, A. B. 349, 355, 799, 843
Kalavade, A. 827
Kam, T. 300
Kamal Hashmi, M. M. 778
Kamon, M. 910
Kang, S.-M. 549
Kang, Y.-S. 62
Kapadia, H. 592
Karypis, G. 343
Kaul, M. 616
Keating, M. 999

Kebschull, U. 790
Kennings, A. A. 349
Keutzer, K. 22
Khatri, S. P. 491
Khouri, K. S. 56
Kim, H. B. 742
Kin, J. 321
King, D. 574
Kinkade, M. 169
Kirovski, D. 568, 604
Kishinevsky, M. 110, 116
Klass, B. 408
Kocan, F. 691
Kondratyev, A. 110
Konduri, G. 898
Koyfman, A. 189
Krasnicki, M. 945
Kress, R. 794
Krishnamachary, A. 647
Kuehlmann, A. 385
Kuhn, T. 790
Kumar, S. 873
Kumar, V. 343
Kundert, K. 635
Kurzweg, T. P. 879
Kyung, C.-M. 181, 485, 766, 939

L

Lach, J. 831
Lafruit, G. 333
Lakshminarayana, G. 56
Lampaert, K. 274
Lansford, J. 76
Lantreibecq, E. 420
Lavagno, L. 110, 511, 805
Lee, C. 321
Lee, J.-C. 78
Lee, J.-Y. 939
Lee, S. 181
Lee, T. H. 994
Lefebvre, M. 341
Legl, C. 237
Leupers, R. 817
Levinger, M. 189
Levitan, S. P. 879
Lewis, J. 341
Li, H. 460
Li, J.-R. 1
Li, T. 549
Lillis, J. 360
Lin, B. 697
Lin, Y.-L. 262
Liu, C. L. 100
Liu, I.-M. 96
Liu, X. 231
Liu, Y. 201
Long, A. 574
Long, S. I. 466
Lou, J. 472
Lu, T.-A. 580
Lundqvist, D. 873
Lungeanu, D. 78

M

Macii, A. 128
Macii, E. 128, 247
Madre, J. C. 237

Malik, S. 811
Malvi, R. 225
Mangione-Smith, W. H. 321, 831
Mantik, S. 843
Marchand, P. J. 879
Marek-Sadowska, M. 466
Markov, I. L. 349, 355
Marques, N. 910
Martin, F. 586
Martinez, J. A. 879
Mas, G. 970
Massoud, Y. 910
Maxey, J. 341
Mehrotra, A. 491, 885
Mehrotra, S. 429
Meincke, T. 873
Menezes, N. 502
Meyr, H. 933
Miranda, M. 327
Mishchenko, A. 225
Mohan, S. S. 994
Molzen, Jr., W. W. 452
Mortazavi, M. 731
Morton, S. V. 921
Moussa, I. 598
Mudge, T. 185
Mukherjee, A. 466
Mukherjee, R. 660

N

Nabors, K. 635
Nachtergaele, L. 333
Nagle, D. 408
Nakhla, M. S. 13
Narayan, O. 629
Narayanan, U. 379
Nascimento, F. 678
Nastov, O. J. 641
Neves, J. L. 715
Newton, A. R. 725
Niedrist, G. 425
Nilsson, P. 873
Notbauer, J. 425
Nourani, M. 586
Nowick, S. 104
Nunez-Aldana, A. 951
Nustov, Y. 574

O

Oberg, J. 873
O'Brien, P. R. 452
Odasso, G. 247
Oh, C. 436
Oliveira, A. L. 837
Olsson, T. 873
Onodera, H. 446
Ortega, R. 44
Othmer, J. 827
Otten, R. H. J. M. 491
Ouais, I. E. 616

P

Pack, R. 798
Palermo, R. 731
Pan, D. Z. 507
Pan, P. 243

Panda, R. V. 436
Papachristou, C. A. 586
Papaefthymiou, M. C. 231
Parhi, K. K. 72
Park, I.-C. 181, 939
Park, S. 286
Partridge, K. 44
Pati, Y. C. 798, 799
Patra, P. 379
Pavesi, M. 598
Payne, R. 999
Pedram, M. 472, 555, 861
Pees, S. 933
Pegatoquet, A. 823
Peón, M. 333
Perkowski, M. 225
Phelps, R. 945
Phillips, J. 635
Phillips, J. R. 207
Pietromonaco, D. 341
Pileggi, L. T. 201, 915
Pisano, A. P. 535
Pogodalla, F. 420
Pomeranz, I. 653, 754
Pomerleau, R. G. 497
Poncino, M. 128, 247
Postula, A. 873
Potkonjak, M. 33, 321, 568, 604
831, 843, 849
Prasad, M. R. 22
Preston, R. 429
Prough, K. R. 879
Puri, R. 709

Q

Qiu, Q. 555
Qu, G. 33, 843
Quan, G. 414
Quay, S. T. 479
Quer, S. 306, 391

R

Raghunathan, A. 56
Raimi, R. 737
Rajan, N. 151
Ramanadin, B. 420
Ravichandran, S. 414
Reddy, S. M. 653, 754
Reedstrom, S. 260
Restle, P. 904
Richter, K. 517
Roberts, M. 163
Roche, E. L. 623
Rohringer, S. 425
Roncken, M. 116
Rosenbaum, E. 549
Rosenstiel, W. 678, 790
Rotem, S. 116
Rousseau, K. V. 798
Rowen, C. 260
Roy, K. 430, 442
Roy, S. 367
Roychowdhury, J. S. 629
Ruehli, A. 904
Russo, P. 927
Rutenbar, R. A. 945
Ryan, A. 408

Rychcik, J. 535

S

Saab, D. 684
Saab, D. G. 691
Sakallah, K. 731
Salek, A. H. 472
Samani, D. 999
Sangiovanni-Vincentelli, A. 76,
491, 805, 885
Sansen, W. 958
Sapatnekar, S. S. 84
Sarma, R. C. 429
Savage, S. 543
Saxena, P. 100
Scarsi, R. 128
Schaumont, P. 337, 784
Schläger, C. 964
Schmit, H. 408
Seeger, C.-J. H. 402
Sentovich, E. M. 511
Sgroi, M. 805
Sharma, R. 146
Sheehan, B. N. 17
Shen, J. 169
Shi, C.-J. R. 78
Shieh, S.-J. 62
Shin, Y. 134
Shiue, W.-T. 140
Silveira, L. 910
Silveira, L. M. 207
Simunić, T. 867
Singh, K. J. 827
Sirichotiyakul, S. 436
Slavkin, M. 574
Smeets, R. 970
Somasekhar, D. 442
Stanisic, B. 892
Stepner, D. 151
Stevens, K. 116
Strenski, P. N. 452
Strojwas, A. J. 201
Su, H.-P. 262
Sudhakar, R. 466
Suescun, R. 598
Sugar, Z. 598
Sundararajan, V. 72
Swart, N. 535

T

Tabbara, A. 725
Tabbara, B. 964
Takahashi, T. 742
Talukdar, D. 964
Tamaru, K. 446
Tan, X.-D. 78
Tausch, J. 537
Teich, J. 517
Thiele, L. 517
Thomas, D. E. 408
Tokuda, K. L. 988
Tong, Y. 408
Tsai, C.-H. 549
Tsai, H.-C. 748
Tsai, M. 988
Tupuri, R. S. 647

U

Ur, S. 175

V

Van Campenhout, D. 185
Vandecappelle, A. 327
Vanhoof, B. 333
Velev, M. N. 397
Vemuri, R. 616, 951
Verkest, D. 327
Vernalde, S. 337, 784
Vinnakota, B. 772, 976
Visweswariah, C. 452

W

Walker, M. 429
Walker, S. G. 904
Wang, F. 1
Wang, J.-S. 62
Watanabe, Y. 805
Wawrzynek, J. 610
Wei, L. 430
Whan, C. B. 452
White, J. 537, 635, 910
White, J. K. 1, 641
Wilkes, D. 778
Wolf, K. 341
Wolfsthal, Y. 970
Wong, D. F. 7, 96
Wong, J. L. 33, 843
Wong, S. S. 982
Wu, A. C.-H. 262
Wu, C. 460
Wu, Q. 861

X

Xu, S. 373

Y

Yadin, Y. 175
Yakovlev, A. 110
Yalcin, H. 731
Ye, Y. 430
Yeh, C. 62, 68
Yi, J. H. 939
Yim, J.-S. 485, 766
Yoshimura, T. 268
Yuan, L.-P. 78
Yue, C. P. 982
Yun, K. 104

Z

Zafalon, R. 562
Zepter, P. 237
Zhao, X. 300
Zhao, Y. 811
Zhou, H. 96
Zhu, J. 219
Zhu, X. 697
Zhu, Y. 317
Ziegenbein, D. 517
Zivojnovic, V. 933, 964
Zuo, J. 436

Session Index

- Session 1 - Advances in Model Reduction
- Session 2 - Combinatorial Problems
- Session 3 - IP-Based Design
- Session 4 - Low-Power Design Using Voltage Scaling
- Session 5 - Panel: HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night
- Session 6 - Routing for Deep Submicron
- Session 7 - Asynchronous Logic Synthesis
- Session 8 - System-Level Power Optimization
- Session 9 - Networked Consumer Applications
- Session 10 - Functional Verification of Microprocessors
- Session 11 - Interconnect and Passive Component Modeling
- Session 12 - New Concepts in Behavioral and Logic Synthesis
- Session 13 - Performance and Power Optimization
- Session 14 - Software-Driven Architecture
- Session 15 - Panel: Functional Verification — Real Users, Real Problems, Real Opportunities
- Session 16 - Floorplanning
- Session 17 - Scheduling Algorithms for High Level Synthesis
- Session 18 - Symbolic Model Checking
- Session 19 - DSP Design Techniques and Implementations
- Session 20 - Panel: Cell Libraries - Build vs. Buy, Static vs. Dynamic
- Session 21 - Partitioning and Linear Placement
- Session 22 - Technology Dependent Synthesis and Optimization
- Session 23 - Advances in Symbolic Simulation
- Session 24 - System Level Design Methodology and Case Studies
- Session 25 - Panel: Parasitic Extraction Accuracy; How Much Is Enough?
- Session 26 - Circuit Optimization for Power and Performance
- Session 27 - Interaction of Synthesis and Layout
- Session 28 - Interconnect Issues for Deep-Submicron Design
- Session 29 - Design Entry and Specification
- Session 30 - Panel: MEMS Design & CAD: Beyond Giga Transistors
- Session 31 - Extraction of Capacitance and Substrate Models
- Session 32 - High-Level Techniques for Low Power
- Session 33 - System-Level Verification and Test
- Session 34 - Logic and High-Level Synthesis Methodologies
- Session 35 - Reconfigurable Systems
- Session 36 - RF Simulation
- Session 37 - Advanced Test Generation and Diagnosis
- Session 38 - RTL Circuit Simulation
- Session 39 - CAD Solutions Using FPGAs
- Session 40 - Technology Directions
- Session 41 - Timing Analysis and Optimization
- Session 42 - Built-In Self-Test Solutions
- Session 43 - Clock, Power Distribution and Analog Issues
- Session 44 - Modeling for Design Reuse
- Session 45 - Panel: Subwavelength Lithography: How Will it Affect Your Design Flow?
- Session 46 - Software Implementation for DSP Applications
- Session 47 - Intellectual Property Protection Using Watermarking
- Session 48 - Low Power System Design Techniques
- Session 49 - Emerging Directions
- Session 50 - Inductance Issues In High Frequency Design
- Session 51 - Instruction-Level ASIP Design
- Session 52 - Analog Synthesis and Modeling
- Session 53 - Simulation and Test
- Session 54 - Designing On-Chip Inductors
- Session 55 - Panel: What is the Proper System on Chip Design Methodology?