Title | A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture |
Author | *Seongmoon Wang, Wenlong Wei (NEC, United States) |
Page | pp. 810 - 816 |
Detailed information (abstract, keywords, etc) | |
PDF file |
Title | Warning: Launch off Shift Tests for Delay Faults May Contribute to Test Escapes |
Author | Zhuo Zhang, *Sudhakar Reddy (Univ. of Iowa, United States), Irith Pomeranz (Purdue Univ., United States) |
Page | pp. 817 - 822 |
Detailed information (abstract, keywords, etc) | |
PDF file |
Title | A Wafer-Level Defect Screening Technique to Reduce Test and Packaging Costs for "Big-D/Small-A" Mixed-Signal SoCs |
Author | Sudarshan Bahukudumbi, Sule Ozev, *Krishnendu Chakrabarty (Duke Univ., United States), Vikram Iyengar (IBM, United States) |
Page | pp. 823 - 828 |
Detailed information (abstract, keywords, etc) | |
PDF file |
Title | Fault Dictionary Size Reduction for Million-Gate Large Circuits |
Author | *Yu-Ru Hong, Juinn-Dar Huang (National Chiao Tung Univ., Taiwan) |
Page | pp. 829 - 834 |
Detailed information (abstract, keywords, etc) | |
PDF file |
Title | Cyclic-CPRS : A Diagnosis Technique for BISTed Circuits for Nano-meter Technologies |
Author | *Chun-Yi Lee, Hung-Mao Lin, Fang-Min Wang, James Chien-Mo Li (National Taiwan Univ., Taiwan) |
Page | pp. 835 - 840 |
Detailed information (abstract, keywords, etc) | |
PDF file |