

A 0.35 μ m CMOS 1,632-gate-count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI

Minoru Watanabe and Fuminori Kobayashi
 Department of Systems Innovation and Informatics,
 Kyushu Institute of Technology
 680-4 Kawazu, Iizuka, Fukuoka 820-8502, Japan
 Tel: +81-948-29-7749, Fax: +81-948-29-7709
 Email: {watanabe, fkoba}@ces.kyutech.ac.jp

Abstract—A Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI (ZO-DORGA-VLSI) has been developed. It is based on a concept using junction capacitance of photodiodes and load capacitance of gates constructing a gate array as configuration memory and removing static memory function to store a context. In this paper, the performance of a 1,632 ZO-DORGA-VLSI, which was fabricated using a 0.35 μ m – 4.9 mm square CMOS process chip, is presented. In addition, the design of an over 10,000 ZO-DORGA-VLSI is presented.

I. INTRODUCTION

In recent years, optically programmable gate arrays (OPGAs) [1][2][3] have been proposed, in which an optical holographic memory is introduced and connected directly to the gate array part of a VLSI circuit. These devices can provide rapid reconfiguration and numerous reconfiguration contexts. Currently, OPGAs have achieved performance that offers a hundred reconfiguration contexts and a 16-20 μ s reconfiguration period. However, the OPGAs present a drawback: the VLSI part's gate density is very low. A previously fabricated OPGA-VLSI had only 80 gates because of serial transfer architecture and static memory function to store a context. Furthermore, it is difficult to improve the 16-20 μ s reconfiguration speed to support clock-by-clock reconfiguration. Moreover, the gate array can not be used during reconfiguration.

To improve those two weak points of OPGAs, a Zero-Overhead Dynamic Optically Reconfigurable Gate Array (ZO-DORGA) was developed [4], [5]. In these devices, the gate array can be reconfigured in nanoseconds and be used during reconfiguration. The reconfiguration overhead has been decreased using the load capacitance of gates used to construct a gate array as a configuration memory. The ZO-DORGA presents two advantages: the ZO-DORGA can achieve a large gate count and its reconfiguration speed can reach nanoseconds without any overhead. In this paper, the performance of a 1,632 ZO-DORGA-VLSI that was fabricated using a 0.35 μ m – 4.9 mm square CMOS process chip, is presented. Furthermore, a design of an over 10,000 ZO-DORGA-VLSI is presented.

II. ZERO-OVERHEAD DYNAMIC OPTICAL RECONFIGURATION CIRCUIT

A single-bit optical reconfiguration circuit in conventional OPGAs comprises: photodiodes; static memory functions of




Fig. 1. Schematic diagram of a zero-overhead dynamic optical reconfiguration circuit.

a latch and a bit of memory; and a part of a serial transfer. However, the static memory function requires a large implementation area, which strictly prohibits the realization of high gate-count OPGAs. Furthermore, OPGAs require 16 μ s - 20 μ s overhead for each reconfiguration procedure. That reconfiguration overhead is too great: the reconfiguration operation consumes 99% of the entire operation time when the gate array is reconfigured at every 10 ns operation. Therefore, to improve those two issues, a ZO-DORGA has been developed. The optical reconfiguration circuits of the ZO-DORGA are based on a concept using junction capacitance of photodiodes and load capacitance of gates used for constructing a gate array as configuration memory. The state of the gate array is maintained during reconfiguration using load capacitance of the gates that constitute the gate array. Consequently, the zero-overhead dynamic optical reconfiguration circuit allows parallel execution of the reconfiguration operation and the circuit operation implemented on the gate array. The Schematic diagram of the zero-overhead dynamic optical reconfiguration circuit is shown in Fig. 1. A pass transistor functions block off the connection between the gate array and dynamic optical reconfiguration circuit during reconfiguration. Each load of inverter gates, transmission gates, and so on composing the gate array is used to maintain the gate array state during the gate-array reconfiguration.

III. 1,632-GATE-COUNT DORGA-VLSI

A new 1,632-gate-count DORGA-VLSI chip was fabricated using a 0.35 μ m – 4.9 mm square CMOS process chip. Figure 2 shows the CAD layout and photograph. The acceptance




Fig. 2. CAD layout and chip photograph of a fabricated DORGA chip using a $0.35\ \mu\text{m}$ – $4.9\ \text{mm}$ square CMOS process chip.

size of photodiodes is $9.5\ \mu\text{m} \times 8.8\ \mu\text{m}$. The photodiodes were constructed between N^+ diffusion and the P-substrate. Photodiode cells are arranged at $34.5\ \mu\text{m}$ horizontal intervals and at $33.0\ \mu\text{m}$ vertical intervals. This design incorporates 6,213 photodiodes. In this design, considering the resolution of optical components and simplified justification of the positioning between a VLSI part and an optical part, photodiodes and their spacing were designed to be large. The top metal layer was used for guarding transistors from light irradiation; the other two layers were used for wiring. The gate array of the DORGA-VLSI is an island style array. In all, 48 optically reconfigurable logic blocks (ORLBs) including two 4-input – 1-output LUTs, 63 optically reconfigurable switching matrices (ORSMs), and 6 optically reconfigurable I/O bits (ORIOBs) including 4 I/O bits were implemented in the DORGA-VLSI.

The photodiode response time was measured as less than $10.0\ \text{ns}$. We have also confirmed that the minimum pulse width extracted from HSPICE simulation results is less than $1\ \text{ns}$. Therefore, if a DORGA-VLSI chip has a short pulse generator in its own chip, the reconfiguration cycle is estimated as less than $12\ \text{ns}$. The retention time was measured as longer than $100\ \mu\text{s}$.

IV. OVER 10,000-GATE-COUNT DORGA-VLSI

Using a $0.35\ \mu\text{m}$ – $9.8\ \text{mm}$ square CMOS process chip and the same ORLB, ORSM and ORIOB designs, we can produce a VLSI with greater than 10,000 gate count, as shown in Fig. 3. In this design, 336 ORLBs, 375 ORSMs, and 8 ORIOBs




Fig. 3. CAD layout of a designed DORGA chip using a $0.35\ \mu\text{m}$ – $9.8\ \text{mm}$ square CMOS process chip.

were implemented.

V. CONCLUSION

In this paper, a 1,632 gate count ZO-DORGA-VLSI was presented. The ZO-DORGA architecture described herein achieved a high gate-count and rapid reconfiguration without any overhead. The reconfiguration cycle and retention time were confirmed as less than $12\ \text{ns}$ and greater than $100\ \mu\text{s}$. Moreover, we have confirmed, using a $0.35\ \mu\text{m}$ – $9.8\ \text{mm}$ square CMOS process chip, that we can fabricate a VLSI with a greater than 10,000 gate count.

VI. ACKNOWLEDGMENT

This research was partially supported by the project of development of high-density optically and partially reconfigurable gate arrays under Japan Science and Technology Agency, funds from the MEXT via Kitakyushu and Fukuoka innovative cluster projects, and the Ministry of Education, Science, Sports and Culture, Grant-in-Aid for Young Scientists (B), 18760256, 2006. The VLSI chip in this study was fabricated in the chip fabrication program of VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Rohm Co. Ltd. and Toppan Printing Co. Ltd.

REFERENCES

- [1] J. Mumburu, G. Panotopoulos, D. Psaltis, X. An, F. Mok, S. Ay, S. Barna, E. Fossum, "Optically Programmable Gate Array," *SPIE of Optics in Computing 2000*, Vol. 4089, pp. 763–771, 2000.
- [2] J. Mumburu, G. Zhou, X. An, W. Liu, G. Panotopoulos, F. Mok, and D. Psaltis, "Optical memory for computing and information processing," *SPIE on Algorithms, Devices, and Systems for Optical Information Processing III*, Vol. 3804, pp. 14–24, 1999.
- [3] J. Mumburu, G. Zhou, S. Ay, X. An, G. Panotopoulos, F. Mok, and D. Psaltis, "Optically Reconfigurable Processors," *SPIE Critical Review 1999 Euro-American Workshop on Optoelectronic Information Processing*, Vol. 74, pp. 265–288, 1999.
- [4] M. Watanabe, F. Kobayashi, "A 1,632 gate-count zero-overhead Dynamic Optically Reconfigurable Gate Array VLSI," *International Workshop on Applied Reconfigurable Computing, Lecture Notes in Computer Science*, Vol. 3985, pp. 268–273, 2006.
- [5] M. Watanabe, F. Kobayashi, "A zero-overhead Dynamic Optically Reconfigurable Gate Array," *IEEE International Conference on Field-Programmable Technology*, pp. 297–298, 2005.