

Reconfigurable CMOS Low Noise Amplifier Using Variable Bias Circuit for Self Compensation

Satoshi Fukuda, Daisuke Kawazoe, Kenichi Okada, and Kazuya Masu

Integrated Research Institute, Tokyo Institute of Technology

4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan.

Tel: +81-45-924-5031, Fax: +81-45-924-5166, E-mail: paper@lsi.pi.titech.ac.jp

Abstract— This paper proposes a self compensation technique. For LNAs, large power gain and large input signal results in too large output signal and distortion. To make matters worse, input power varies by process variation, temperature, simulation error, and so on. To solve the problem, the proposed LNA is equipped with variable bias circuit and can be reconfigured by bias voltage of transistors. It contributes to power reduction, compensation of intermodulation. The proposed LNA achieves more than 33 dBm in Δ IM3, if the input power increases more than -30 dBm. Moreover the output power is less than about -12 dBm, which is 87 % of power reduction.

I. INTRODUCTION

Recently, CMOS RF circuits have been developed for mobile wireless terminals. While CMOS circuits achieve higher operating frequency, performance is easily degraded by process variation, simulation error, temperature at the runtime, etc. Therefore, CMOS circuits usually have redundant performance margin to achieve the required performance under every process and runtime conditions, which results in overall performance degradation. To improve the overall performance of RF circuits, we propose the reconfigurable RF circuit architecture [1], [2] for *multiple functionality* and *self compensation*. The multiple functionality provides a multi-band/mode circuit operation for a wireless communication chip, while the self compensation provides the compensation of the circuit performance by dynamic reconfiguration. This paper presents a reconfigurable low noise amplifier (LNA) with the self compensation.

II. SELF COMPENSATION LNA USING VARIABLE BIAS CIRCUIT

Though many compensating mechanisms have been investigated for ADC, DAC, PA, etc, to compensate for process fluctuation, temperature, the modeling error, etc, the proposed reconfigurable RF circuit architecture provides a systematic framework using a digital-control mechanism and more flexible reconfiguration as shown in Fig. 1

Figure 2 shows the circuit schematic of the proposed LNA. The bias circuit consists of current mirror and complementary MOS switches which can tune bias voltage of input transistor. Gain, noise and power consumption depending on the runtime environment are compensated by using the bias circuit, without the redundant design margin [3].

This paper presents the self compensation for input power variation. The main consideration is that large power gain is not required when input-signal power is large. Large power gain and large input signal results in too large output signal,




Fig. 1. Architecture of the reconfigurable LNA.




Fig. 2. Circuit schematic of the LNA.

which causes redundant power dissipation and saturation of the next-stage circuit [4].

III. MEASUREMENTS OF THE LNA

Figure 3 shows a photograph of the LNA fabricated by using a $0.18 \mu\text{m}$ CMOS process. The measured bias voltage dependence of the LNA is shown in Fig. 4, where Δ IM3 is the difference in output power between desired signal (P_{out}) and 3rd harmonic (IM3). By increasing bias voltage, power gain is improved because g_m varies. Δ IM3 is degraded because power gain is saturated. Power consumption is increased because of larger I_{dd} . NF does not have heavy dependence on the bias voltage. Figure 5 shows input-output power characteristics parameterized by the bias voltage V_g . In this case, we can




Fig. 3. Photomicrograph of the LNA.




Fig. 4. Measurement result of bias voltage dependence of the LNA.

design a switching scheme as listed in Table I, which aims to compensate for distortion and extra power consumption. The switching scheme can be determined by Fig. 5 and 6 to compensate for the distortion characteristics. To avoid the saturation in the next stage, output-signal power P_{out} is assumed to be less than -12 dBm. To avoid the distortion at the output, $\Delta IM3$ is assumed to be more than 32 dBm. NF is not dominant of bias voltage as shown in Fig. 4. The switching scheme shown in Table I satisfies the above condition.

Figure 7 shows the power consumption. When V_{gs} is 0.7 V, the power consumption of the LNA is about 20 mW, whereas when V_{gs} is lowered to 0.5 V, the power goes down to about 3.6 mW, which is 87% reduction. The proposed LNA can compensate for the performance degradation and obtain higher balanced performance.

IV. CONCLUSIONS

This paper proposes a reconfigurable low noise amplifier (LNA) using variable bias circuit. The measurement results show the proposed LNA has lower power consumption, and higher $\Delta IM3$ as compared to a conventional LNA. Furthermore, the proposed LNA can save the design cost because redundant design margin is not required for the worst-case condition. The dynamic reconfigurable technique can become a promising technology for the future RF circuit design.

ACKNOWLEDGEMENT

This work was partially supported by MEXT.KAKENHI, JSPS.KAKENHI, STARC, MIC.SCOPE, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.




Fig. 5. Measurement result of output power of the LNA.

TABLE I
SWITCHING SCHEME

P_{in} [dBm]	\downarrow -27.4	\updownarrow -26.6	\updownarrow -25.4	\updownarrow -23.8	\downarrow -23.8
V_g [V]	0.70	0.65	0.60	0.55	0.50



Fig. 6. Measurement result of $\Delta 3$ rd-order intermodulation ($\Delta IM3$) of the LNA.

Fig. 7. Measurement result of power consumption of the LNA.

REFERENCES

- [1] Y. Yoshihara, H. Sugawara, H. Ito, K. Okada, and K. Masu, "Reconfigurable RF Circuit Design for Multi-band Wireless Chip," *IEEE Asia-Pacific Conference on Advanced System Integrated Circuits*, pp. 278–281, 2004.
- [2] K. Okada, Y. Yoshihara, H. Sugawara, and K. Masu, "A Dynamic Reconfigurable RF Circuit Architecture," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 683–686, 2005.
- [3] D. Kawazoe, H. Sugawara, T. Ito, K. Okada, and K. Masu, "Reconfigurable CMOS Low Noise Amplifier for Self Compensation," *IEEE International Symposium on Circuits and Systems*, pp. 3410–3413, 2006.
- [4] R. Fujimoto, H. Yoshida, A. Kuroda, S. Otaka, "A Low Noise Amplifier using Variable Degeneration Inductance," *International Conference on Solid State Devices and Materials*, pp. 146–147, 2004.